国产精品成人VA在线观看-国产乱妇乱子视频在播放-国产日韩精品一区二区三区在线-国模精品一区二区三区

參數資料
型號: W83877TF
廠商: WINBOND ELECTRONICS CORP
元件分類: 外設及接口
英文描述: Multi-Function I/O Port Controller(用于個人計算機的多功能輸入/輸出口控制器)
中文描述: MULTIFUNCTION PERIPHERAL, PQFP100
封裝: QFP-100
文件頁數: 6/154頁
文件大小: 821K
代理商: W83877TF
W83877TF
Publication Release Date: March 1998
- 43 -
Version 0.61
Bit 3: NSER. This bit is set to a logical 1 to indicate that the received data have no stop bit. In 16550
mode, it indicates the same condition for the data on top of the FIFO. When the CPU reads
USR, it will clear this bit to a logical 0.
Bit 2: PBER. This bit is set to a logical 1 to indicate that the parity bit of received data is wrong. In
16550 mode, it indicates the same condition for the data on top of the FIFO. When the CPU
reads USR, it will clear this bit to a logical 0.
Bit 1: OER. This bit is set to a logical 1 to indicate received data have been overwritten by the next
received data before they were read by the CPU. In 16550 mode, it indicates the same
condition instead of FIFO full. When the CPU reads USR, it will clear this bit to a logical 0.
Bit 0: RDR. This bit is set to a logical 1 to indicate received data are ready to be read by the CPU in
the RBR or FIFO. After no data are left in the RBR or FIFO, the bit will be reset to a logical 0.
3.2.3 Handshake Control Register (HCR) (Read/Write)
This register controls the pins of the UART used for handshaking peripherals such as modem, and
controls the diagnostic mode of the UART.
0
0
0
0
1
2
3
4
5
6
7
Data terminal ready (DTR)
Request to send (RTS)
Loopback RI input
IRQ enable
Internal loopback enable
Bit 4: When this bit is set to a logical 1, the UART enters diagnostic mode by an internal loopback, as
follows:
(1) SOUT is forced to a logical 1, and SIN is isolated from the communication link instead of
the TSR.
(2) Modem output pins are set to their inactive state.
(3) Modem input pins are isolated from the communication link and connect internally as DTR
(bit 0 of HCR)
DSR, RTS ( bit 1 of HCR)
CTS, Loopback RI input ( bit 2 of HCR)
RI and IRQ enable ( bit 3 of HCR)
DCD.
Aside from the above connections, the UART operates normally. This method allows the
CPU to test the UART in a convenient way.
相關PDF資料
PDF描述
W83971D AC97 AUDIO CODEC
W83977AF PLUG & PLAY 1.0A COMPLIANT
W83977EF WINBOND I/O
W83977F PLUG & PLAY 1.0A COMPLIANT
W83977TF-AW I/O chip disk drive adapter
相關代理商/技術參數
參數描述
W83877TG 功能描述:IC I/O CONTROLLER 100-PQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標準包裝:3,000 系列:- 應用:PDA,便攜式音頻/視頻,智能電話 接口:I²C,2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應商設備封裝:24-QFN 裸露焊盤(4x4) 包裝:帶卷 (TR) 安裝類型:表面貼裝 產品目錄頁面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2
W83910F 制造商:未知廠家 制造商全稱:未知廠家 功能描述:IPMI BMC plus H/W Monitor. UART. 5-sets Master/Slave SMBus. for Server PC Application
W83960G (REV. B) 制造商:Nuvoton Technology Corp 功能描述:IC H/W MONITOR 64LQFP
W83971D 制造商:WINBOND 制造商全稱:Winbond 功能描述:AC97 AUDIO CODEC
W83977A 制造商:WINBOND 制造商全稱:Winbond 功能描述:WINBOND I/O