
Preliminary W79E217A Data Sheet
Publication Release Date: December 14, 2007
- 69 -
Revision A3.0
BIT
NAME
FUNCTION
7-6
-
Reserved.
5
ENVM
NVM Interrupt Enable Bit.
0 = Disable NVM interrupt.
1 = Enable NVM interrupt.
4
ECPTF
Capture Interrupt Enable Bit.
0 = Disable External capture/reload interrupt.
1 = Enable External capture/reload interrupt.
3
ET3
Timer 3 Interrupt Enable Bit.
0 = Disable Timer 3 Interrupt.
1 = Enable Timer 3 Interrupt.
2
EBK
Brake Interrupt Enable Bit.
0 = Brake interrupt disable.
1 = Brake interrupt enable.
1
EPWM
PWM Period Interrupt Enable Bit.
0 = PWM period system interrupts disabled.
1 = PWM period system interrupts enabled.
0
ESPI
Serial Peripheral Interrupt Enable Bit. Set the ESPI bit to 1 to request a
hardware interrupt sequence each time the SPIF/MODF status flag is set.
0 = SPI system interrupts disabled.
1 = SPI system interrupts enabled.
EXTENDED INTERRUPT PRIORITY 1
Bit:
7
6
5
PNVMI
4
PCPTF
3
PT3
2
PBKF
1
PPWMF
0
PSPI
-
-
Mnemonic: EIP1
Address: FAh
BIT
NAME
FUNCTION
7-6
-
Reserved.
5
PNVMI
NVM interrupt Priority
4
PCPTF
Capture/reload Interrupt Priority.
3
PT3
Timer 3 Interrupt Priority.
2
PBKF
PWM Brake Interrupt Priority.
1
PPWMF
PWM period Interrupt Priority.
0
PSPI
SPI Interrupt Priority.
INPUT CAPTURE 0/PULSE READ COUNTER LOW REGISTER
Bit:
7
6
5
4
3
2
1
0
CCL0.7/
PCNTL.7
CCL0.6/
PCNTL.6
CCL0.5/
PCNTL.5
CCL0.4/
PCNTL.4
CCL0.3/
PCNTL.3
CCL0.2/
PCNTL.2
CCL0.1/
PCNTL.1
CCL0.0/
PCNTL.0
Mnemonic: CCL0/PCNTL
Address: FBh