国产精品成人VA在线观看-国产乱妇乱子视频在播放-国产日韩精品一区二区三区在线-国模精品一区二区三区

參數資料
型號: W6630CR
廠商: WINBOND ELECTRONICS CORP
元件分類: DAC
英文描述: Stereo Audio DAC(立體聲D/A轉換器)
中文描述: SERIAL INPUT LOADING, 18-BIT DAC, PDSO20
封裝: SSOP-20
文件頁數: 9/22頁
文件大小: 292K
代理商: W6630CR
Preliminary W6630CR
Publication Release Date: December 1998
- 9 -
Revision A1
FSLR
BCLK
DINLR=16Bit
LSB
16
1
2
3
15
16
1
2
3
15
MSB
MSB
LSB
LSB
18
1
2
3
17
18
1
2
3
MSB
MSB
LSB
DINLR=18Bit
4
5
4
5
17
1/Sampling Rate(Hz)
Left-Channel Data
Right-Channel Data
Figure 6-5 Normal Data Format Timing
FSLR
BCLK
1/Sampling Rate(Hz)
Left-Channel Data
Right-Channel Data
DINLR=16Bit
1
2
3
15
16
MSB
LSB
1
2
3
15
16
MSB
LSB
DINLR=18Bit
1
2
3
15
16
MSB
LSB
18
5
1
2
3
15
16
MSB
LSB
18
5
17
5
17
Figure 6-6. I
2
S Data Format Timing
B0
B1
B2
B3
B4
B5
B6
B7
B8
A0
A1
res
res
e
res
res
res
SSP_EN/MUTE
SSPCLK/DE1
SSPDIN/DE0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Figure 6-7 Serial Setup Port(SSP) Timing
6.4. Sequence and Control System
This block generates some internal clocks, providing clocks for interpolation filter and modulator
operation. The master clock input pin XTALI(pin 1), which supports the clock of the digital circuit, may
be asynchronous to all other blocks but synchronous to frame sync pulse FSLR (pin4), 32K, 44.1K or
48KHz. Its frequency should be either 256-times or 384-times sampling rate in FSLR pin.
相關PDF資料
PDF描述
W6631CS Stereo Audio DAC(立體聲音頻數模轉換器)
W6631 STEREO AUDIO DAC
W6662CF CCD(Correlated Double Sampler)/CIS(Contact Image Sensors) Analog Front End Signal Processor.(耦合采樣器/接觸圖象傳感器模擬前端信號處理器)
W66880CF VFD(Vacuum Fluorescent Display) Controller/Driver(VFD驅動器/控制器)
W66881CF VFD(Vacuum Fluorescent Display) Controller/Driver(VFD驅動器/控制器)
相關代理商/技術參數
參數描述
W6631 制造商:WINBOND 制造商全稱:Winbond 功能描述:STEREO AUDIO DAC
W6631CS 制造商:WINBOND 制造商全稱:Winbond 功能描述:STEREO AUDIO DAC
W663HA 制造商:Eaton Corporation 功能描述:3P CLASS H 60A 600V FUSE BLOCK
W6662CF 制造商:WINBOND 制造商全稱:Winbond 功能描述:SCANNER ANALOG FRONT END
W66880 制造商:WINBOND 制造商全稱:Winbond 功能描述:VFD CONTROLLER/DRIVER