国产精品成人VA在线观看-国产乱妇乱子视频在播放-国产日韩精品一区二区三区在线-国模精品一区二区三区

參數資料
型號: W66910CD
廠商: WINBOND ELECTRONICS CORP
元件分類: 通信及網絡
英文描述: TE Mode ISDN S/T-Controller with Microprocessor Interface
中文描述: SPECIALTY TELECOM CIRCUIT, PQFP100
封裝: 14 X 20 MM, 1.40 MM HEIGHT, QFP-100
文件頁數: 22/81頁
文件大小: 681K
代理商: W66910CD
Data Sheet
W66910 PCI ISDN S/T-Controller
Publication Release Date:
Feb,2001
Revision 1.0
-22 -
Send Single Pulses
A 2 KHz , isolated pulse with alternating polarities is sent.
Layer 1 Reset
A layer 1 reset command forces the transmission of INFO 0 and disables the S line awake detector. Thus activation from NT is
not possible. There is no indication in reset state. The reset state is disabled only with ECK command.
TABLE 7.2 LAYER 1 COMMAND CODES
Command
Enable clock
Layer 1 reset
Send continuous pulses
Send single pulses
Activate request at priority 8
Activate request at priority 10
Enable analog loopback
Deactivate layer 1
Symbol
ECK
RST
SCP
SSP
AR8
AR10
EAL
DRC
Code
0000
0001
0100
0010
1000
1001
1010
1111
Description
Enable internal clocks or to stop reset
Layer 1 reset
Send continuous pulses at 96 kHz
Send isolated pulses at 2 kHz
Activate layer 1 and set D channel priority level to 8
Activate layer 1 and set D channel priority to 10
Enable analog loopback
Deactivate layer 1 and disable internal clocks
TABLE 7.3 LAYER 1 INDICATION CODES
Indication
Clock Enabled
Deactivate request downstream DRD
Level detected
Activate request downstream
Test indication
Symbol
CE
Code
0111
0000
0100
1000
1010
Descriptions
Internal clocks are enabled
Deactivation request by S interface, i.e INFO 0 received
Signal received, receiver not synchronous
INFO 2 received
Analog loopback activated or continuous zeros or single zeros
transmitted
Level detected during test function
INFO 4 received, D channel priority is 8 or 9
LD
ARD
TI
Awake test indication
Activate indication with priority
class 1
Activate indication with priority
class 2
Clock disabled
ATI
AI8
1011
1100
AI10
1101
INFO 4 received, D channel priority is 10 or 11
CD
1111
Layer 1 deactivated, internal clocks are disabled
7.2.3.2 State Transition Diagrams
The followings are the state transition diagrams, which implement the activation/deactivation state matrix in I.430 (TABLE
5/I.430). The "command" and "s receive" entries in each state octagon keep the state, the "indication" and "s transmit" entries in
each state octagon are the state outputs. For example, at "F3 Deactivated with clock" state, the layer 1 will stay at this state if the
command is "ECK" and the INFO 0 is received on S interface. At this state, it provides "CE" indication to the microprocessor
and transmits INFO 0 on S interface. The "AR8/10" command causes transition to F4 and non-INFO 0 signal causes transition to
相關PDF資料
PDF描述
W6691 ISDN S/T Interface Transceiver
W6691CD ISDN S/T Interface Transceiver
W6691CP ISDN S/T Interface Transceiver
W6692 PCI Bus ISDN S/T Interface Controller(PCI總線的ISDN S/T接口控制器)
W6693A USB Bus ISDN S/T Interface Controller(USB總線的ISDN S/T接口控制器)
相關代理商/技術參數
參數描述
W6691CD 制造商:WINBOND 制造商全稱:Winbond 功能描述:ISDN S/T Interface Transceiver
W6691CP 制造商:WINBOND 制造商全稱:Winbond 功能描述:ISDN S/T Interface Transceiver
W6692 制造商:WINBOND 制造商全稱:Winbond 功能描述:PCI Bus ISDN S/T-Controller
W6692A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TE Mode S/T Controller with PCI 2.2 Interface and ACPT
W6692ACD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ISDN LINE INTERFACE|BASIC|CMOS|QFP|100PIN|PLASTIC