- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄363908 > W942516CH (WINBOND ELECTRONICS CORP) 4M X 4 BANKS X 16 BIT DDR SDRAM PDF資料下載
參數(shù)資料
| 型號： | W942516CH |
| 廠商： | WINBOND ELECTRONICS CORP |
| 英文描述： | 4M X 4 BANKS X 16 BIT DDR SDRAM |
| 中文描述： | 4米× 4銀行× 16位DDR SDRAM |
| 文件頁數(shù)： | 6/47頁 |
| 文件大小： | 2809K |
| 代理商： | W942516CH |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
W942516CH
- 6 -
5. PIN DESCRIPTION
PIN NUMBER
PIN NAME
FUNCTION
DESCRIPTION
28
32,
35
42
A0
A12
Address
Multiplexed pins for row and column address.
Row address: A0
A12.
Column address: A0
A8. (A10 is used for Auto Precharge)
26, 27
BS0, BS1
Bank Select
Select bank to activate during row address latch time, or
bank to read/write during column address latch time.
2, 4, 5, 7, 8, 10,
11, 13, 54, 56, 57,
59, 60, 62, 63, 65
DQ0
DQ15
Data Input/ Output
The DQ0 – DQ7 input and output data are synchronized with
both edges of DQS.
16,51
LDQS,
UDQS
Data Strobe
DQS is Bi-directional signal. DQS is input signal during write
operation and output signal during read operation. It is Edge-
aligned with read data, Center-aligned with write data.
24
CS
Chip Select
Disable or enable the command decoder. When command
decoder is disabled, new command is ignored and previous
operation continues.
23, 22, 21
RAS ,
CAS ,
WE
Command Inputs
Command inputs (along with
CS
) define the command
being entered.
20, 47
LDM, UDM
Write Mask
When DM is asserted “high” in burst write, the input data is
masked. DM is synchronized with both edges of DQS.
45, 46
CLK,
CLK
Differential Clock
Inputs
All address and control input signals are sampled on the
crossing of the positive edge of CLK and negative edge of
CLK
.
44
CKE
Clock Enable
CKE controls the clock activation and deactivation. When
CKE is low, Power Down mode, Suspend mode, or Self
Refresh mode is entered.
49
V
REF
Reference Voltage V
REF
is reference voltage for inputs.
1, 18, 33
V
DD
Power (+2.5V)
Power for logic circuit inside DDR SDRAM.
34, 48, 66
V
SS
Ground
Ground for logic circuit inside DDR SDRAM.
3, 9, 15, 55, 61
V
DDQ
Power (+2.5V) for
I/O Buffer
Separated power from V
DD
, used for output buffer, to
improve noise.
6, 12, 52, 58, 64
V
SSQ
Ground for I/O
Buffer
Separated ground from V
SS
, used for output buffer, to
improve noise.
14, 17, 19, 25,
43, 50, 53
NC1
No Connection
No connection
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W946432AD | 512K X 4 BANKS X 32 BITS DDR SDRAM |
| W963A6BBN | 512K WORD X 16 BIT LOW POWER PSEUDO SRAM |
| W963A6BBN70 | 512K WORD X 16 BIT LOW POWER PSEUDO SRAM |
| W963A6BBN70E | 512K WORD X 16 BIT LOW POWER PSEUDO SRAM |
| W963A6BBN70I | 512K WORD X 16 BIT LOW POWER PSEUDO SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W9425G6DH | 制造商:WINBOND 制造商全稱:Winbond 功能描述:4M X 4 BANKS X 16 BITS DDR SDRAM |
| W9425G6EH | 制造商:WINBOND 制造商全稱:Winbond 功能描述:4 M 】 4 BANKS 】 16 BITS DDR SDRAM |
| W9425G6EH_0812 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:4 M × 4 BANKS × 16 BITS DDR SDRAM |
| W9425G6EH-5 | 功能描述:IC DDR-400 SDRAM 256MB 66TSSOPII RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲器:EEPROMs - 串行 存儲器類型:EEPROM 存儲容量:4K (512 x 8) 速度:400kHz 接口:I²C，2 線串口 電源電壓:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:8-MFP 包裝:帶卷 (TR) |
| W9425G6EH-5I | 制造商:Winbond Electronics Corp 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。