
W53322/W53342
- 8 -
Data Memory (RAM)
1. Architecture
The static data memory (RAM) is arranged as maximun 512+(384/512)
×
4 bits. The data memory can be addressed
directly or indirectly. The organization of the data memory is shown in Figure 2 using W53322 as example. The first 512
nibbles RAM from 000 to 1FFH is dedicated for general data memory. Data memory from 200H to 37FH/3FFH has two
roles either LCD dedicated pattern data memory as Table 5 mapping or general data memory because they have the
same addressing capability as 000H to 1FFH. There are two data memory address point RP0 (RP0H+RP0M+RP0L) and
RP1 (RP1H+RP1M+RP1L) that programmer can use indirect addressing instruction such as MOV ACC, @RP0 or MOV
@RP1, @RP0 to move data between different data memory range and ACC. We also provide instruction between ROM
and RAM such as MOV @RP0, @LUPC that user can move look-up table data in ROM to general RAM easily. The
instruction MOV @RP0++, @LUPC++ also provides point counter is incresaed by 1 automatically after instruction is
executed. Please refer to instruction sets description for more detail.
The first sixteen addresses (00H to 3FH) in the data memory are known as the page 0 working registers. Only working
register can operate directly with immediate data. There is one special register WRPAGE from 0h to 0DH to select
working register page
2. Working Register Page (WRPAGE with SR=30H)
The special register WRPAGE is organized as a 4-bit and it counts from 0 to 0DH to separate 896 nibbles RAM as 14
pages. Every page is included 64 nibbles. The bit descriptions are as follows:
0
1
2
3
Bit 3~0: 0000~1011 Page 0 to Page 0DH
Bit3~0: 1100~1111 is inhibited.
All bits are read/write by user. At initial reset, the WRPAGE is 0000B.
R/W
R/W
R/W
R/W
WRPAGE
.
896
address
00H
4 bits
896 * 4 bits
37FH
200H
WRPAGE 0H
WRPAGE 7H
WRPAGE 8H
WRPAGE 1H
WRPAGE 0CH
WRPAGE 0DH
40H
.
.
.
.
.
.
LCD RAM
64 nibbles
64 nibbles
General RAM
.
.
Figure 2. Data Memory Organization
3. RAM Point Register (RP0L, RP0M, RP0H,, RP1L, RP1M, RP1L)
There are two RAM points 0 and 1 that user uses it to access data easily by direct or indirect addressing. RAM Point 0
(RP0) is organized as 10 bit RP0.9~RP0.0 that 3 special registers are used RP0L, RP0M and RP0H. RAM Point 1 (RP1)
has the same structure as RP0, so RP1L, RP1M and RP1H are needed.