
W88111AF/W88112F
Preliminary/Confidential
ATAPI CD-ROM Decoder & Controller
This specification is subject to change without notice.
Publication Release Date: Aug, 1996
Preliminary/ Confidential Revision A0.1
- 21 -
DHTACK - DRAM to Host Transfer Acknowledge - (write 0Eh)
Writing DHTACK, regardless of what data is written, deactivates TENDb(0Eh.6) caused by data-
transfer-end from external RAM to the host.
STAT2 - Status Register 2 - (read 0Eh)
Bit 7-4: RMOD[3:0] - Raw Mode Bit
RMOD[2:0] are directly latched from bit 2-0 from the 4th header byte and RMOD3 is high if any
one of the other 5 bits in the mode byte is high. RMOD3 is also high if a mode byte erasure is
detected.
Bit 3: MODE2 - Mode 2 Selected Flag
This bit reflects the setting of M2RQ(0Bh.3).
Bit 2: NOCOR - No Correction
If ECC logic is enabled by bit EDCEN(0Ah.5), and QCEN(0Ah.1) or PCEN(0Ah.0), this bit
becomes high if ECC logic is interrupted the followings:
CWEN(0Bh.4) is disabled.
Mode mismatch is detected while MCRQ(0Bh.1) is enabled.
Mode erasure is detected while MCRQ(0Bh.1) is enabled. A mode erasure occurs if the
incoming C2PO flag is set for the fourth header byte, indicating unreliable mode data.
Form 2 enabled while ECC logic is set to mode 2. Form 2 blocks should not be corrected.
Form 2 can be enabled by control bit F2RQ(0Bh.2), or by the Form bit in the Subheader
byte if ACEN(0Ah.4) is enabled.
Form bit erasure while ECC logic is set to mode 2 and ACEN is enabled. A form bit erasure
is detected if the incoming C2PO flags are set for both Form bits in the Subheader bytes.
ILSYN(0Ch.6) becomes high while SDEN(0Bh.6) is enabled.
Bit 1: RFERA - Raw Form Erasure
This bit becomes high when a form bit erasure was detected. A form bit erasure is detected if the
incoming C2PO flags are set for both Form bits in the Submode bytes(bit 5 in byte 18 and 22).
RFERA becomes valid when SRIb(01h.5) becomes active-low, and remains valid until the next
block sync.
Bit 0: RFORM - Raw Form Bit
This bit is high if the Form bit is high in the Submode bytes of the incoming serial data. RFORM
becomes valid when flag SRIb(01h.5) becomes active-low, and remains valid until the next block
sync.