国产精品成人VA在线观看-国产乱妇乱子视频在播放-国产日韩精品一区二区三区在线-国模精品一区二区三区

參數(shù)資料
型號(hào): W88111AF
廠商: WINBOND ELECTRONICS CORP
元件分類: 存儲(chǔ)控制器/管理單元
英文描述: ATAPI CD-ROM DECODER & CONTROLLER
中文描述: IDE COMPATIBLE, CD ROM CONTROLLER, PQFP100
封裝: PLASTIC, QFP-100
文件頁數(shù): 46/64頁
文件大小: 466K
代理商: W88111AF
W88111AF/W88112F
Preliminary/Confidential
ATAPI CD-ROM Decoder & Controller
This specification is subject to change without notice.
Publication Release Date: Aug, 1996
Preliminary/ Confidential Revision A0.1
- 46 -
Clears ARST (2Fh.3)
Deactivates pin ARSTb if ARSTEN (2Fh.3) and ARSTS (2Fh.2) are enabled
Deactivates UINTb if ARSTIEN (2Fh.1) is enabled
MISS2 - Miscellaneous Status Register 0 (read 30h)
Bit 7: SRSTD - Soft Reset with DRQ
This bit becomes high if host activates SRST in the ATAPI Device Control Register while DRQ is
high and the drive is selected. This bit is updated each time the SRST changes from 0 to 1.
Bit 6: CMDC - Command Conflict
This bit becomes high if one of the following events occurs while BSY is high:
Host writes any opcode to ATAPI Command Register while drive is selected.
Host writes any opcode to ATAPI Command Register while shadow drive is selected and
SHDRV (3Fh.6) is enabled.
Host writes opcode 90h (Execute Drive Diagnostics) to ATAPI Command Register.
CMDC is updated each time the host writes the ATAPI Command Register.
Bit 5: TDIR - Data Transfer Direction
If TDIR is high when TENDb (01h.6) changes from 1 to 0, the interrupt is caused by completion of
data transfer from external RAM to host. TDIR is low if activation of TENDb (01h.6) is caused by
completion of data transfer from host to the Packet FIFO.
Bit 4: MBTI - Multi-block Transfer Interrupt
This flag indicates the end of each block transfer while the Multi-block transfer is used.
Bit 3: RPINT - RAM Parity Interrupt Flag
This bit becomes high if a parity error has been detected in the external RAM when RPEN (2Ah.3)
is high. RPINT and the interrupt can be cleared by writing any value to register RAMCF (2Ah).
Bit 2: CRST - Chip Reset Flag
This bit is set high by chip reset. The first read of register MISS2 (30h) following the end of the
chip reset clears CRST to 0.
相關(guān)PDF資料
PDF描述
W88112F ATAPI CD-ROM DECODER & CONTROLLER
W88113C ATAPI CD-ROM DECODER & CONTROLLER
W88113CD ATAPI CD-ROM DECODER & CONTROLLER
W88113CF ATAPI CD-ROM DECODER & CONTROLLER
W88227F ATAPI CD-ROM Decoder(支持ATAPI標(biāo)準(zhǔn)的CD-ROM解碼器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W88112F 制造商:WINBOND 制造商全稱:Winbond 功能描述:ATAPI CD-ROM DECODER & CONTROLLER
W88113C 制造商:WINBOND 制造商全稱:Winbond 功能描述:ATAPI CD-ROM DECODER & CONTROLLER
W88113CD 制造商:WINBOND 制造商全稱:Winbond 功能描述:ATAPI CD-ROM DECODER & CONTROLLER
W88113CF 制造商:WINBOND 制造商全稱:Winbond 功能描述:ATAPI CD-ROM DECODER & CONTROLLER
W88611P 制造商:WINBOND 制造商全稱:Winbond 功能描述:VCD 4X RF AMP/DIGITAL SERVO & DSP