- 您現在的位置：買賣IC網 > PDF目錄363904 > W88111AF (WINBOND ELECTRONICS CORP) ATAPI CD-ROM DECODER & CONTROLLER PDF資料下載
參數資料
| 型號： | W88111AF |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | 存儲控制器/管理單元 |
| 英文描述： | ATAPI CD-ROM DECODER & CONTROLLER |
| 中文描述： | IDE COMPATIBLE, CD ROM CONTROLLER, PQFP100 |
| 封裝： | PLASTIC, QFP-100 |
| 文件頁數： | 26/64頁 |
| 文件大小： | 466K |
| 代理商： | W88111AF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
W88111AF/W88112F
Preliminary/Confidential
ATAPI CD-ROM Decoder & Controller
This specification is subject to change without notice.
Publication Release Date: Aug, 1996
Preliminary/ Confidential Revision A0.1
- 26 -
Bit 6: MBINC - Multi-Block Increment Flag
This bit becomes active-high if microprocessor sets INCMBC (13h.0) and multi-block number
increment has not completed.
Bit 4-0: MBC[4:0] - Multi-Block Counter
Before triggering multi-block transfer, the number of blocks to be transferred minus 1 should be
written to MBC[4:0]. Single block transfer is performed if MBC[4:0] is zero.
MBTC1 - Multi-Block Transfer Control 1 - (read/write 13h)
Bit 7-3: Reserved
Bit 2: MBTIEN - Multi-Block Transfer Interrupt Enable
If MBTIEN and MBTFEN are both enabled, UINTb will activate at the end of data transfer of each
block if the block count in MBC[4:0] is not zero.
Bit 1: MBTFEN - Multi-Block Transfer Interrupt Flag Enable
If this bit is high, MBTI (30h.4) will be activated at the end of data transfer of each block if the
block count in MBC[4:0] is not zero.
Bit 0: INCMBC - Increment Multi-Block Counter
Setting this bit high increases Multi-Block Counter MBC[4:0] by one. This function is useful in data
transfer to host by DMA mode. Because data count is not specified in DMA mode transfer, the
number of block to be transferred can be increased when a new block becomes available before
the transfer is completed.
ECTRL - Enhanced Control Register - (write 14h)
Bit 7-2: Reserved
Bit 1: IR7F - Provide Flag UTBY at IR7
When this bit is high, flag UTBY (1Fh.7) can be monitored by read bit-7 of the Index Register.
相關PDF資料 |
PDF描述 |
|---|---|
| W88112F | ATAPI CD-ROM DECODER & CONTROLLER |
| W88113C | ATAPI CD-ROM DECODER & CONTROLLER |
| W88113CD | ATAPI CD-ROM DECODER & CONTROLLER |
| W88113CF | ATAPI CD-ROM DECODER & CONTROLLER |
| W88227F | ATAPI CD-ROM Decoder(支持ATAPI標準的CD-ROM解碼器) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W88112F | 制造商:WINBOND 制造商全稱:Winbond 功能描述:ATAPI CD-ROM DECODER & CONTROLLER |
| W88113C | 制造商:WINBOND 制造商全稱:Winbond 功能描述:ATAPI CD-ROM DECODER & CONTROLLER |
| W88113CD | 制造商:WINBOND 制造商全稱:Winbond 功能描述:ATAPI CD-ROM DECODER & CONTROLLER |
| W88113CF | 制造商:WINBOND 制造商全稱:Winbond 功能描述:ATAPI CD-ROM DECODER & CONTROLLER |
| W88611P | 制造商:WINBOND 制造商全稱:Winbond 功能描述:VCD 4X RF AMP/DIGITAL SERVO & DSP |
發布緊急采購，3分鐘左右您將得到回復。