- 您現在的位置：買賣IC網 > PDF目錄363904 > W88111AF (WINBOND ELECTRONICS CORP) ATAPI CD-ROM DECODER & CONTROLLER PDF資料下載
參數資料
| 型號： | W88111AF |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | 存儲控制器/管理單元 |
| 英文描述： | ATAPI CD-ROM DECODER & CONTROLLER |
| 中文描述： | IDE COMPATIBLE, CD ROM CONTROLLER, PQFP100 |
| 封裝： | PLASTIC, QFP-100 |
| 文件頁數： | 31/64頁 |
| 文件大小： | 466K |
| 代理商： | W88111AF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
W88111AF/W88112F
Preliminary/Confidential
ATAPI CD-ROM Decoder & Controller
This specification is subject to change without notice.
Publication Release Date: Aug, 1996
Preliminary/ Confidential Revision A0.1
- 31 -
Bit 1: ABYEN - Automatic BSY Set Enable
When this bit is high, the following sequence is executed when Disk Seek Complete is triggered by
DSCT (17h.5):
Set BSY
DSC (37h.4)
←
1
Clear BSY
DSCT
←
0
Bit 0: A0IEN - A0h Command Interrupt Enable
If this bit is high and APKTEN (18h.7) has been enabled, HIRQ (2Eh.3) becomes active-high after
an opcode A0h is issued to ATA Command Register.
CCTL0 - Clock Control Register 0 - (write 19h)
Bit 7: CKSTP - Clock Stop
Setting this bit high stops the internal clock and the clock output at pin CLKO.
CKSTP is de-activated by the following events:
Chip reset or host reset or firmware reset
Command write from the host while the drive is selected
Host issues Diagnostic Command, regardless of drive selection
Host issues command to shadow drive if SHDRV (3Fh.6) is enabled
Host sets bit SRST in ATAPI Device Control Register high, regardless of drive selection
Bit 6: PJSEL - Parity/Jumper Select
When this pin is high, pin PAR/JP is used as buffer RAM Parity Pin. When this pin is low, the
inverted value of pin PAR/JP is sampled into control bit DRV1b (2Eh.4). The timing of sampling is
controlled by JPSS (19h.5).
Bit 5: JPSS - Jumper Sampling Select
This bit is used to control the sampling of pin PAR/JP if PJSEL (19h.6) is low. When JPSS is
high, pin PAR/JP is sampled while chip reset is active. When this bit is low, PAR/JP is sampled
while chip reset or host reset are active.
Bit 4: Reserved
Bit 3-0: CKS[3:0] - Clock Skew Control
CKS[3:0] are used to control the duty cycle of the internal clock.
相關PDF資料 |
PDF描述 |
|---|---|
| W88112F | ATAPI CD-ROM DECODER & CONTROLLER |
| W88113C | ATAPI CD-ROM DECODER & CONTROLLER |
| W88113CD | ATAPI CD-ROM DECODER & CONTROLLER |
| W88113CF | ATAPI CD-ROM DECODER & CONTROLLER |
| W88227F | ATAPI CD-ROM Decoder(支持ATAPI標準的CD-ROM解碼器) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W88112F | 制造商:WINBOND 制造商全稱:Winbond 功能描述:ATAPI CD-ROM DECODER & CONTROLLER |
| W88113C | 制造商:WINBOND 制造商全稱:Winbond 功能描述:ATAPI CD-ROM DECODER & CONTROLLER |
| W88113CD | 制造商:WINBOND 制造商全稱:Winbond 功能描述:ATAPI CD-ROM DECODER & CONTROLLER |
| W88113CF | 制造商:WINBOND 制造商全稱:Winbond 功能描述:ATAPI CD-ROM DECODER & CONTROLLER |
| W88611P | 制造商:WINBOND 制造商全稱:Winbond 功能描述:VCD 4X RF AMP/DIGITAL SERVO & DSP |
發布緊急采購，3分鐘左右您將得到回復。