
28229-DSH-001-B
Mindspeed Technologies
7
-37
CX28224/5/9 Data Sheet
Registers
0x08—CGEN (Cell Generation Control Register)
The CGEN register controls the device’s cell generation functions.
Bit
Default
Name
Description
7
0
DisHEC
When written to a logical 1, this bit disables internal generation of the HEC field.
When disabled, the HEC field from the UTOPIA interface remains unchanged in the
transmitted cell. When written to a logical 0, HEC is internally calculated and
inserted in the transmitted cell.
6
1
EnTxCos
When written to a logical 1, this bit enables the Transmit HEC Coset. When written to
a logical 0, the HEC Coset is disabled.
5
1
EnTxCellScr
When written to a logical 1, this bit enables the Transmit Cell Scrambler. When
written to a logical 0, the Transmit Cell Scrambler is disabled.
4
0
ErrHEC
When written to a logical 1, this bit causes the ERRPAT register to be XORed with
the calculated HEC byte for one transmit cell. These bits are cleared automatically by
internal circuitry after the indicated error insertion has taken place. Clearing takes
precedence over a simultaneous write operation to this register.
3
0
DSLSyncPol
This bit controls the polarity of the sync pulse in DSL mode. Set to 1 for active high
and to 0 for active low.
20
—
Reserved, write to a logical 0.
1
0
EnTxDSSScr
When written to a logical 1, this bit enables the Transmit DSS Scrambler. When
written to a logical 0, the Transmit DSS Scrambler is disabled.
0
EnRxDSSScr
When written to a logical 1, this bit enables the Receive DSS Scrambler. When
written to a logical 0, the Receive DSS Scrambler is disabled.