
7-54
Mindspeed Technologies
28229-DSH-001-B
Registers
CX28224/5/9 Data Sheet
0x29—ENCELLR (Receive Cell Interrupt Control Register)
The ENCELLR register controls which of the interrupts listed in the RxCellInt
register (0x2D) appear on the MicroInt* pin (pin T1), provided that both EnRxCellInt
(bit 0) in the ENSUMINT register (0x01) and EnPortInt in the ENSUMPORT register
(0x0201) for this port are enabled, and EnIntPin (bit 3) in the MODE register
(0x0202) is enabled.
0x2C—TXCELLINT (Transmit Cell Interrupt Indication Status
Register)
The TXCELLINT register indicates that a change of status has occurred within the
transmit status signals.
Bit
Default
Name
Description
7
1
EnLOCDInt
When written to a logical 1, this bit enables a Loss of Cell Delineation Interrupt.
6
1
EnHECDetInt
When written to a logical 1, this bit enables a HEC Error Detected Interrupt.
5
1
EnHECCorrInt
When written to a logical 1, this bit enables a HEC Error Corrected Interrupt.
40
—
Reserved, write to a logical 0.
3
1
EnCellRcvdInt
When written to a logical 1, this bit enables a Cell Received Interrupt.
2
1
EnIdleRcvdInt
When written to a logical 1, this bit enables an Idle Cell Received Interrupt.
1
EnNonMatchInt
When written to a logical 1, this bit enables a Non-matching Cell Received Interrupt.
0
1
EnNonZerGFCInt
When written to a logical 1, this bit enables a Non-zero GFC Received Interrupt.
Bit
Default
Name
Description
7
—
ParErrInt(1)
When a logical 1 is read, this bit indicates that a Parity Error occurred.
6
—
SOCErrInt(1)
When a logical 1 is read, this bit indicates that a Start of Cell Error occurred.
5
—
TxOvflInt(1)
When a logical 1 is read, this bit indicates that a Transmit FIFO Overflow occurred.
4
—
RxOvflInt(1)
When a logical 1 is read, this bit indicates that a Receive FIFO Overflow occurred.
3
—
CellSentInt(1)
When a logical 1 is read, this bit indicates that a cell has been sent.
2
——
Reserved for factory test, ignore.
10
—
Reserved, set to a logical 0.
00
—
Reserved, write to a logical 0.
FOOTNOTE:
(1) Single event—A 0 to 1 transition on the corresponding status bit causes this interrupt to occur, provided that this interrupt has
been enabled by the corresponding enable bit. Reading this interrupt register clears this interrupt.