- 您現在的位置：買賣IC網 > PDF目錄363901 > W81E381D (WINBOND ELECTRONICS CORP) FULL SPEED USB INTEGRATED MICROCONTROLLER PDF資料下載
參數資料
| 型號： | W81E381D |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | FULL SPEED USB INTEGRATED MICROCONTROLLER |
| 中文描述： | FLASH, 12 MHz, MICROCONTROLLER, PQFP48 |
| 封裝： | 7 X 7 MM, 1.40 MM HEIGHT, LQFP-48 |
| 文件頁數： | 27/63頁 |
| 文件大小： | 695K |
| 代理商： | W81E381D |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁
W81E381D/W81E381AD
Publication Release Date: January 2002
- 27 - Revision 0.52
4.5.9
Register Descriptions - USB Function SFRs (E4)
RXCON
Address: S:E4H
Reset State: 0XX0 0XXXH
Receive FIFO Control Register(Endpoint-Indexed). Controls the receive FIFO specified by EPINDEX.
7
6
5
4
3
2
1
0
RXCLR
-
-
RXFFRC
RXISO
-
-
-
Bit
Number
7
Bit
Mnemonic
RXCLR
Function
Receive FIFO Clear:
Set this bit to flush the entire receive FIFO. All flags in RXFLG revert to
their reset states (RXEMP is set; the other flags cleard) and all the
read/write pointers and markers are read. The RXISO bit in this register
and the RXSEQ bit in the RXSTAT register are not affected by this
operation. Hardware clears this bit when the flush operation is
completed.
Reserved:
The value read from this bit is indeterminate. Write zero to this bit.
Reserved:
The value read from this bit is indeterminate. Write zero to this bit.
FIFO Read Complete:
Set this bit to release the receive FIFO when data set read is complete.
Setting this bit "clears" the RXFIF "bit" in the RXFLG register
corresponding to the data set that was just read. Hardware clears this bit
after the RXFIF bit is cleared. All data from this data set must have been
read.
Note: that RXFFRC only works if STOVW and EDOVW are cleared.
Receive Isochronous Data:
Set this bit to indicate that the receive FIFO is programmed to receive
isochronous data and to set up the USB interface to handle an
isochronous data transfer. This bit is not reset when the RXCLR bit is
set; it must be cleared by firmware.
Reserved:
The value read from this bit is indeterminate. Write zero to this bit.
Reserved:
The value read from this bit is indeterminate. Write zero to this bit.
Reserved:
The value read from this bit is indeterminate. Write zero to this bit.
6
-
5
-
4
RXFFRC
3
RXISO
2
-
1
-
0
-
相關PDF資料 |
PDF描述 |
|---|---|
| W82C610 | Monitor Software OSD(On Screen Display) IC(監控軟件屏幕顯示控制器) |
| W82MV-NSBC | 2Mx32 SRAM 3.3V MULTI-CHIP PACKAGE |
| W82MV-NSBI | 2Mx32 SRAM 3.3V MULTI-CHIP PACKAGE |
| W82MV-NSBM | 2Mx32 SRAM 3.3V MULTI-CHIP PACKAGE |
| W83176G-401 | Winbond Current Mode Differential Buffer for PCI Express and SATA |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W-82 | 制造商:Hozan Tool Industrial Co Ltd 功能描述: 制造商:Curtis Industries 功能描述:DIN RAIL SLOTTED |
| W820 | 制造商:LUMINIS 制造商全稱:LUMINIS 功能描述:Post top mount |
| W8200015-01 | 制造商: 功能描述: 制造商:undefined 功能描述: |
| W8203 | 制造商:HONEYWELL CLAROSTAT 功能描述:A208690REV03 |
| W-82-10 | 制造商:Hozan Tool Industrial Co Ltd 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。