国产精品成人VA在线观看-国产乱妇乱子视频在播放-国产日韩精品一区二区三区在线-国模精品一区二区三区

參數資料
型號: W83977TF
廠商: WINBOND ELECTRONICS CORP
英文描述: Multi-Function I/O Port Controller(用于個人計算機的多功能輸入/輸出口控制器)
中文描述: 多功能I / O端口控制器(用于個人計算機的多功能輸入/輸出口控制器)
文件頁數: 48/160頁
文件大?。?/td> 1012K
代理商: W83977TF
W83977TF
PRELIMINARY
Publication Release Date: March 1998
-
40
-
Revision 0.62
3. UART PORT
3.1 Universal Asynchronous Receiver/Transmitter (UART A, UART B)
The UARTs are used to convert parallel data into serial format on the transmit side and convert serial
data to parallel format on the receiver side. The serial format, in order of transmission and reception, is
a start bit, followed by five to eight data bits, a parity bit (if programmed) and one, one and half (five-bit
format only) or two stop bits. The UARTs are capable of handling divisors of 1 to 65535 and producing
a 16x clock for driving the internal transmitter logic. Provisions are also included to use this 16x clock to
drive the receiver logic. The UARTs also support the MIDI data rate. Furthermore, the UARTs also
include complete modem control capability and a processor interrupt system that may be software
trailed to the computing time required to handle the communication link. The UARTs have a FIFO
mode to reduce the number of interrupts presented to the CPU. In each UART, there are 16-byte FIFOs
for both receive and transmit mode.
3.2 Register Address
3.2.1 UART Control Register (UCR) (Read/Write)
The UART
Control Register controls and defines the protocol for asynchronous data communications,
including data length, stop bit, parity, and baud rate selection.
1
2
3
4
5
6
7
0
Data length select bit 0 (DLS0)
Data length select bit 1(DLS1)
Multiple stop bits enable (MSBE)
Parity bit enable (PBE)
Even parity enable (EPE)
Parity bit fixed enable (PBFE)
Set silence enable (SSE)
Baudrate divisor latch access bit (BDLAB)
Bit 7: BDLAB. When this bit is set to a logical 1, designers can access the divisor (in 16-bit binary format)
from the divisor latches of the baudrate generator during a read or write operation. When this bit
is reset, the Receiver Buffer Register, the Transmitter Buffer Register, or the Interrupt Control
Register can be accessed.
Bit 6: SSE. A logical 1 forces the Serial Output (SOUT) to a silent state (a logical 0). Only IRTX is
affected by this bit; the transmitter is not affected.
Bit 5: PBFE. When PBE and PBFE of UCR are both set to a logical 1,
(1) if EPE is logical 1, the parity bit is fixed as logical 0 to transmit and check.
(2) if EPE is logical 0, the parity bit is fixed as logical 1 to transmit and check.
相關PDF資料
PDF描述
W83C42 Keyboard Controller(鍵盤控制器)
W83C43 Keyboard Controller(鍵盤控制器)
W83C45 Keyboard Controller(鍵盤控制器)
W83C553F SYSTEM I/O CONTROLLER WITH PCI ARBITER
W83L177R 100MHZ 2-DIMM SDRAM BUFFER FOR NOTEBOOK
相關代理商/技術參數
參數描述
W83977TF(EOL) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:W83877TF plus KBC. CIR. RTC
W83977TF_98 制造商:WINBOND 制造商全稱:Winbond 功能描述:WINBOND I/O
W83977TF-A 制造商:WINBOND 制造商全稱:Winbond 功能描述:I/O chip disk drive adapter
W83977TF-AW 制造商:WINBOND 制造商全稱:Winbond 功能描述:WINBOND I/O
W83977TF-P 制造商:WINBOND 制造商全稱:Winbond 功能描述:I/O chip disk drive adapter