国产精品成人VA在线观看-国产乱妇乱子视频在播放-国产日韩精品一区二区三区在线-国模精品一区二区三区

參數資料
型號: W83977TF
廠商: WINBOND ELECTRONICS CORP
英文描述: Multi-Function I/O Port Controller(用于個人計算機的多功能輸入/輸出口控制器)
中文描述: 多功能I / O端口控制器(用于個人計算機的多功能輸入/輸出口控制器)
文件頁數: 64/160頁
文件大?。?/td> 1012K
代理商: W83977TF
W83977TF
PRELIMINARY
Publication Release Date: March 1998
- 55 -
Revision 0.62
5.2.7 EPP Pin Descriptions
EPP NAME
TYPE
EPP DESCRIPTION
nWrite
O
Denotes an address or data read or write operation.
PD<0:7>
I/O
Bi-directional EPP address and data bus.
Intr
I
Used by peripheral device to interrupt the host.
nWait
I
Inactive to acknowledge that data transfer is completed. Active to
indicate that the device is ready for the next transfer.
PE
I
Paper end; same as SPP mode.
Select
I
Printer selected status; same as SPP mode.
nDStrb
O
This signal is active low. It denotes a data read or write operation.
nError
I
Error; same as SPP mode.
nInits
O
This signal is active low. When it is active, the EPP device is reset to its
initial operating mode.
nAStrb
O
This signal is active low. It denotes an address read or write operation.
5.2.8 EPP Operation
When the EPP mode is selected in the configuration register, the standard and bi-directional modes
are also available. The PDx bus is in the standard or bi-directional mode when no EPP read, write, or
address cycle is currently being executed. In this condition all output signals are set by the SPP
Control Port and the direction is controlled by DIR of the Control Port.
A watchdog timer is required to prevent system lockup. The timer indicates that more than 10
μ
S
have elapsed from the start
of the EPP
cycle to the time
WAIT
is deasserted. The current EPP cycle
is aborted when a time-out occurs. The time-out condition is indicated in Status bit 0.
5.2.8.1 EPP Operation
The EPP operates on a two-phase cycle. First, the host selects the register within the device for
subsequent operations. Second, the host performs a series of read and/or write byte operations to the
selected register. Four operations are supported on the EPP: Address Write, Data Write, Address
Read, and Data Read. All operations on the EPP device are performed asynchronously.
5.2.8.2 EPP Version 1.9 Operation
The EPP read/write operation can be completed under the following conditions:
a. If the nWait is active low, when the read cycle (nWrite inactive high, nDStrb/nAStrb active low) or
write cycle (nWrite active low, nDStrb/nAStrb active low) starts, the read/write cycle proceeds
normally and will be completed when nWait goes inactive high.
b. If nWait is inactive high, the read/write cycle will not start. It must wait until nWait changes to
active low, at which time it will start as described above.
5.2.8.3 EPP Version 1.7 Operation
The EPP read/write cycle can start without checking whether nWait is active or inactive. Once the
read/write cycle starts, however, it will not terminate until nWait changes from active low to inactive
high.
相關PDF資料
PDF描述
W83C42 Keyboard Controller(鍵盤控制器)
W83C43 Keyboard Controller(鍵盤控制器)
W83C45 Keyboard Controller(鍵盤控制器)
W83C553F SYSTEM I/O CONTROLLER WITH PCI ARBITER
W83L177R 100MHZ 2-DIMM SDRAM BUFFER FOR NOTEBOOK
相關代理商/技術參數
參數描述
W83977TF(EOL) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:W83877TF plus KBC. CIR. RTC
W83977TF_98 制造商:WINBOND 制造商全稱:Winbond 功能描述:WINBOND I/O
W83977TF-A 制造商:WINBOND 制造商全稱:Winbond 功能描述:I/O chip disk drive adapter
W83977TF-AW 制造商:WINBOND 制造商全稱:Winbond 功能描述:WINBOND I/O
W83977TF-P 制造商:WINBOND 制造商全稱:Winbond 功能描述:I/O chip disk drive adapter