国产精品成人VA在线观看-国产乱妇乱子视频在播放-国产日韩精品一区二区三区在线-国模精品一区二区三区

參數資料
型號: W83977TF
廠商: WINBOND ELECTRONICS CORP
英文描述: Multi-Function I/O Port Controller(用于個人計算機的多功能輸入/輸出口控制器)
中文描述: 多功能I / O端口控制器(用于個人計算機的多功能輸入/輸出口控制器)
文件頁數: 49/160頁
文件大小: 1012K
代理商: W83977TF
W83977TF
PRELIMINARY
Publication Release Date: March 1998
-
41
-
Revision 0.62
TABLE 3-1 UART Register Bit Map
Bit Number
1
2
Register Address Base
0
3
4
5
6
7
+ 0
BDLAB = 0
Receiver
Buffer
Register
(Read Only)
RBR
RX Data
Bit 0
RX Data
Bit 1
RX Data
Bit 2
RX Data
Bit 3
RX Data
Bit 4
RX Data
Bit 5
RX Data
Bit 6
RX Data
Bit 7
+ 0
BDLAB = 0
Transmitter
Buffer Register
(Write Only)
TBR
TX Data
Bit 0
TX Data
Bit 1
TX Data
Bit 2
TX Data
Bit 3
TX Data
Bit 4
TX Data
Bit 5
TX Data
Bit 6
TX Data
Bit 7
+ 1
BDLAB = 0
Interrupt
Control
Register
ICR
RBR Data
Ready
Interrupt
Enable
(ERDRI)
TBR
Empty
Interrupt
Enable
(ETBREI)
USR
Interrupt
Enable
(EUSRI)
HSR
Interrupt
Enable
(EHSRI)
0
0
0
0
+ 2
Interrupt Status
Register
(Read Only)
ISR
"0" if Interrupt
Pending
Interrupt
Status
Bit (0)
Interrupt
Status
Bit (1)
Interrupt
Status
Bit (2)**
0
0
FIFOs
Enabled
**
FIFOs
Enabled
**
+ 2
UART FIFO
Control
Register
(Write Only)
UFR
FIFO
Enable
RCVR
FIFO
Reset
XMIT
FIFO
Reset
DMA
Mode
Select
Reserved
Reversed
RX
Interrupt
Active Level
(LSB)
RX
Interrupt
Active Level
(MSB)
+ 3
UART Control
Register
UCR
Data
Length
Select
Bit 0
(DLS0)
Data
Length
Select
Bit 1
(DLS1)
Multiple
Stop Bits
Enable
(MSBE)
Parity
Bit
Enable
(PBE)
Even
Parity
Enable
(EPE)
Parity
Bit Fixed
Enable
PBFE)
Set
Silence
Enable
(SSE)
Baudrate
Divisor
Latch
Access Bit
(BDLAB)
+ 4
Handshake
Control
Register
HCR
Data
Terminal
Ready
(DTR)
Request
to
Send
(RTS)
Loopback
RI
Input
IRQ
Enable
Internal
Loopback
Enable
0
0
0
+ 5
UART Status
Register
USR
RBR Data
Ready
(RDR)
Overrun
Error
(OER)
Parity Bit
Error
(PBER)
No Stop
Bit
Error
(NSER)
DCD
Toggling
(TDCD)
Silent
Byte
Detected
(SBD)
Clear
to Send
(CTS)
TBR
Empty
(TBRE)
TSR
Empty
(TSRE)
RX FIFO
Error
Indication
(RFEI) **
Data Carrier
Detect
(DCD)
+ 6
Handshake
Status Register
HSR
CTS
Toggling
(TCTS)
DSR
Toggling
(TDSR)
RI Falling
Edge
(FERI)
Data Set
Ready
(DSR)
Ring
Indicator
(RI)
+ 7
User Defined
Register
UDR
Bit 0
Bit 1
Bit 2
Bit 3
Bit 4
Bit 5
Bit 6
Bit 7
+ 0
BDLAB = 1
Baudrate
Divisor Latch
Low
BLL
Bit 0
Bit 1
Bit 2
Bit 3
Bit 4
Bit 5
Bit 6
Bit 7
+ 1
BDLAB = 1
Baudrate
Divisor Latch
High
BHL
Bit 8
Bit 9
Bit 10
Bit 11
Bit 12
Bit 13
Bit 14
Bit 15
*: Bit 0 is the least significant bit. The least significant bit is the first bit serially transmitted or received.
**: These bits are always 0 in 16450 Mode.
相關PDF資料
PDF描述
W83C42 Keyboard Controller(鍵盤控制器)
W83C43 Keyboard Controller(鍵盤控制器)
W83C45 Keyboard Controller(鍵盤控制器)
W83C553F SYSTEM I/O CONTROLLER WITH PCI ARBITER
W83L177R 100MHZ 2-DIMM SDRAM BUFFER FOR NOTEBOOK
相關代理商/技術參數
參數描述
W83977TF(EOL) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:W83877TF plus KBC. CIR. RTC
W83977TF_98 制造商:WINBOND 制造商全稱:Winbond 功能描述:WINBOND I/O
W83977TF-A 制造商:WINBOND 制造商全稱:Winbond 功能描述:I/O chip disk drive adapter
W83977TF-AW 制造商:WINBOND 制造商全稱:Winbond 功能描述:WINBOND I/O
W83977TF-P 制造商:WINBOND 制造商全稱:Winbond 功能描述:I/O chip disk drive adapter