国产精品成人VA在线观看-国产乱妇乱子视频在播放-国产日韩精品一区二区三区在线-国模精品一区二区三区

參數資料
型號: W89C940
廠商: WINBOND ELECTRONICS CORP
英文描述: ELANC-PCI (TWISTED-PAIR ETHER-LAN CONTROLLER WITH PCI INTERFACE)
中文描述: ELANC -的PCI(雙絞線醚局域網控制器帶有PCI接口)
文件頁數: 24/61頁
文件大小: 353K
代理商: W89C940
W89C940
24
PHY1
0
0
0
0
0
1
1
1
1
1
PHY0
0
0
0
1
1
0
0
1
1
1
LNKEN
1
0
0
1
0
1
0
1
0
0
GDLNK
1
1
0
1
0 or 1
1
0 or 1
1
1
0
Auto Switching Function
disabled, keep at UTP
enabled, keep at UTP
enabled, UTP switch to BNC or AUI
disabled, keep at AUI
disabled, keep at AUI
disabled, keep at AUI
disabled, keep at AUI
disabled, keep at UTP
enabled, keep at UTP
enabled, UTP switch to BNC or AUI
SIGNATURE REGISTER
The signature register can be read by PCI Configuration Cycle with address 40H. The consecutive read will get
a data pattern 88H, 00H, 88H, 00H,.... if byte enable (C_BEB#) is asserted. A write operation will have no effect
on the content of this signature register.
Early Interrupt Function
1. Background:
W89C940 includes some control circuit and status register bits to generate interrupt signal early during
receiving packets. Besides traditional interrupt generated at incoming packet end, W89C940 can generate
interrupt when received packet bytes reach
Early Interrupt Threshold
and early interrupt function is enabled.
2. Register List:
Registers
EIR_EN
IO Address
Page 0
Base+0bh
[0]
Descriptions
Early Interrupt Enable Register: Read/Write
Asserted high to enable Early Interrupt Function. Deasserted to
disable Early Interrupt Function. To program Receive Control
Register (RCR) to monitor mode or Data Configuration Register
(DCR) to Loopback mode will also disable Early Interrupt
Function. Initial value after Power-on Reset is 0. Read once
write.
Early Interrupt Mask Register: Read/Write
Asserted high to initiate an interrupt on INTA# of PCI local bus
when an Early Interrupt Event occured. Deasserted this register
will mask an interrupt generated. Deasserted this register does
not disable Early Interrupt Status Register. Initial value after
Power-on Reset is 0.Read once write.
Early Interrupt Status Register: Read/Write
Asserted high when the byte count of incoming frame reaches
Early Interrupt Threshold with correct destination address (DS), in
the enable mode of Early Interrupt Function. Write 1 to clear
EIR_STATUS. Initial value after Power-on Reset is 0. Read
once write.
EIR_MASK
Page 0
Base+0bh
[1]
EIR_STATU
S
Page 0
Base+0bh
[7]
相關PDF資料
PDF描述
W89C982 INTEGRATED MULTIPLE REPEATER II
W89C982AF INTEGRATED MULTIPLE REPEATER II
W8NB80 N - CHANNEL 800V - 1.2ohm - 7.5A - TO-247 PowerMESH MOSFET
W90100F Embedded Micro-Controller(32位嵌入式的微控制器)
W90210F PA-RISC Embedded Micro-Controller(惠普PA-RISC結構的32位嵌入式微控制器)
相關代理商/技術參數
參數描述
W89C940F 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10M PCI-Bus Ethernet Network Interface Controller
W89C982 制造商:WINBOND 制造商全稱:Winbond 功能描述:INTEGRATED MULTIPLE REPEATER II
W89C982AF 制造商:WINBOND 制造商全稱:Winbond 功能描述:INTEGRATED MULTIPLE REPEATER II
W8C2-DNL 制造商:Hwei Lung Precision Machinery 功能描述:TORCH 8 LED BLACK 2C
W8D10PF29033 制造商:TE Connectivity 功能描述: