- 您現在的位置：買賣IC網 > PDF目錄363904 > W90210F (WINBOND ELECTRONICS CORP) PA-RISC Embedded Micro-Controller(惠普PA-RISC結構的32位嵌入式微控制器) PDF資料下載
參數資料
| 型號： | W90210F |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PA-RISC Embedded Micro-Controller(惠普PA-RISC結構的32位嵌入式微控制器) |
| 中文描述： | 32-BIT, MROM, RISC MICROCONTROLLER, PQFP208 |
| 封裝： | PLASTIC, QFP-208 |
| 文件頁數： | 22/67頁 |
| 文件大小： | 297K |
| 代理商： | W90210F |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁
W90210F
22
Version 1.4, 10/8/97
The above information is the exclusive intellectual property of Winbond Electronics Corp. and shall not be disclosed, distributed or reproduced without permssion fromWinbond.
6. Pipeline Architecture
The pipeline used in the W90210F CPU core is a typical five-stage pipeline. Most instructions are executed in
one single cycle except long instructions. Long instructions are FDC, FDCE, FIC, FICE, PDC, RFIR, and RFI. For
Branch instruction, one delay slot is needed.
The pipeline is shown below:
CLK
CLK
CLK
CLK
CLK
CLK
CLK
IA
IF
FR
EX
MM
WB
IA
IF
FR
EX
MM
WB
IA
IF
FR
EX
MM
WB
IA:
Instruction address calculation
IF:
Instruction fetch
FR:
Register fetch and decode
EX:
Execution and data address calculation
MM:
Memory reference for Load/Store instruction
WB:
Write back to register file
Figure 6.1 W90K pipeline architecture
IA:
The instruction address for the cycle is generated. The sources of the instruction address are n+1, branch
target, interrupt vector, IIAOQ, and reset pointer. The address is calculated and selected within half cycle.
IF:
Instruction cache is fetched during this cycle. Instruction will be available before end of IF. IMISS (instruction
cache miss) will be available at the second half of IF.
FR:
The instruction from IF stage is used to access the register file and decoded for execution. The bypass
control is also generated to select the correct bypass path. If the instruction is a cache miss, the pipeline will stall at this
stage.
EX:
The instruction is executed in this stage. For branch instructions, a dedicated adder is used to calculate the
target address at the first half of EX (corresponding to the IA stage of the instruction after the delay slot). The condition
check is also performed in this stage for conditional branch instruction. Data address for memory reference instruction is
also calculated in this stage. For non-nullified MTCTL instruction, data will be written into CR at the end of the EX stage.
External traps (EI, HPMC, LPMC and PFW) will be sampled at the EX stage and piped to the WB stage for trap
handling.
MM:
The data cache is referenced at this stage.
WB:
The data from EX or MM stage will be written back to register file in the first half of the WB stage. The data
can be read out by the FR stage in the same cycle; otherwise one extra bypass will be needed. If the MM stage of this
instruction is a miss and a data dependence exists, the pipeline will stall at the WB stage; otherwise, the pipeline will
continue.
6.1 Branch prediction
Static branch prediction is used for conditional branch instructions in W90210F CPU core.
Forward branch: predict not taken
Backward branch:predict taken
相關PDF資料 |
PDF描述 |
|---|---|
| W90220F | PA-RISC Embedded Micro-Controller(惠普PA-RISC結構的32位嵌入式微控制器) |
| W90221F | PA-RISC Embedded Micro-Controller(惠普PA-RISC結構的32位嵌入式微控制器) |
| W91030B | Low Power CMOS IC For Caller indentification(用于通信中呼叫確認的低功耗CMOS集成電路芯片) |
| W91030 | Low Power CMOS IC For Caller indentification(用于通信中呼叫確認的低功耗CMOS集成電路芯片) |
| W91031 | LOW POWER CMOS INTERGRATED CIRCUIT |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W902E31 | 制造商:Omron Corporation 功能描述: |
| W903B-28C | 制造商: 功能描述: 制造商:undefined 功能描述: |
| W903B48D | 制造商: 功能描述: 制造商:undefined 功能描述: |
| W905 | 制造商:LUMINIS 制造商全稱:LUMINIS 功能描述:Post top mount |
| W9050B016 | 制造商:Pulse Electronics Corporation 功能描述:1.13OD 1.6'' I-Pex to I-Pex Cable Assembly |
發布緊急采購，3分鐘左右您將得到回復。