- 您現在的位置：買賣IC網 > PDF目錄363904 > W90210F (WINBOND ELECTRONICS CORP) PA-RISC Embedded Micro-Controller(惠普PA-RISC結構的32位嵌入式微控制器) PDF資料下載
參數資料
| 型號： | W90210F |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PA-RISC Embedded Micro-Controller(惠普PA-RISC結構的32位嵌入式微控制器) |
| 中文描述： | 32-BIT, MROM, RISC MICROCONTROLLER, PQFP208 |
| 封裝： | PLASTIC, QFP-208 |
| 文件頁數： | 24/67頁 |
| 文件大小： | 297K |
| 代理商： | W90210F |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁
W90210F
24
Version 1.4, 10/8/97
The above information is the exclusive intellectual property of Winbond Electronics Corp. and shall not be disclosed, distributed or reproduced without permssion fromWinbond.
7. On-Chip Cache Memories
The W90210F contains a 4-Kbyte instruction cache and a 2-Kbyte data cache. Cache memories hold
instructions and data that are repetitively accessed by the CPU and thus reduce the number of references that must be
made to the slower main memory. The internal cache uses a Harvard architecture, so the bandwidth between the cache
and processor is 2 words/cycle. Separate address and data bus are provided for I-cache and D-cache (Harvard
architecture).
After reset, both internal caches are disabled and all memory accesses are forwarded to the external bus.
AIR[0] is used to enable and disable the internal caches. A DIAG instruction (MTAIR) is the only instruction that can
access AIR[0].
The instruction cache is a direct mapped cache and the data cache is a 2-way set associative cache. Common
features for both caches are:
4 words per entry
One valid bit per entry
Wrap-around fill
The line size is four words with a single valid bit for all four words. The line size is the same as that of an i486
processor, since the W90210F CPU core is designed to use an 486-type bus. Four words per entry is an optimal value,
considering the relatively small internal cache and the external bus bandwidth available.
The cache controller will request the BIU (Bus Interface Unit) for missed addresses. A whole line will be filled
after a cache miss, since only one valid bit is available. The BIU will first return the word needed (not necessarily the first
word in the entry) for program execution, and the processor will continue once the first word is returned. The remaining
three words will be filled into the cache while the program is executed; this is the so-called wrap-around refill scheme.
Important:
Attempting to enable an internal cache after it has been enabled and then disabled will lead to
unpredictable results, because the internal cache may contain stale data. Hence a cache invalidation routine that flushes
all cache entries one by one must be performed before an internal cache is disabled. This will invalidate the cache and
cause any dirty data to be written back to memory.
7.1 Instruction cache
Instruction cache is a 4-Kbyte direct mapped cache. The instruction cache is divided into four 1-Kbyte caches,
and each 1-Kbyte cache can be freezed individually by setting the corresponding cache freeze bit in the AIR[0].
The cache freeze function must be implemented by the pre-load method. User must fill the instruction cache
with the desired routines by MTITAG and MTICAH diagnostic instructions and then set the corresponding freeze bit to
freeze the particular routine in the instruction cache.
7.2 Data cache
The integrated Data cache has several features that are not shared by the I-cache. The features listed below
have been added to enhance the efficiency of the D-cache:
Write-back cache with write-through option
Hit under miss
Separate byte write enale
The integrated D-cache is a write-back cache by default. This minimizes the number of bus cycles needed
between the CPU and the slow main memory system. Data are written back to main memory only when an entry with
dirty data is to be replaced by a new address.
The address range for write-through cache option is programmable. User can program the write-through base
register and the write-through region size register (memory configuration registers) by MTAIR instruction.
The "hit under miss" scheme is used in the W90210F. A cache hit data reference is completed in one cycle.
When data miss occurs the W90210F will continue execution as long as the data are not needed. The BIU will perform
data access for the miss cycle in parallel with the program execution. While the BIU is accessing the missed data, the
internal D-cache can still be accessed by following load/store instructions. The W90K will stall only when missed data are
相關PDF資料 |
PDF描述 |
|---|---|
| W90220F | PA-RISC Embedded Micro-Controller(惠普PA-RISC結構的32位嵌入式微控制器) |
| W90221F | PA-RISC Embedded Micro-Controller(惠普PA-RISC結構的32位嵌入式微控制器) |
| W91030B | Low Power CMOS IC For Caller indentification(用于通信中呼叫確認的低功耗CMOS集成電路芯片) |
| W91030 | Low Power CMOS IC For Caller indentification(用于通信中呼叫確認的低功耗CMOS集成電路芯片) |
| W91031 | LOW POWER CMOS INTERGRATED CIRCUIT |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W902E31 | 制造商:Omron Corporation 功能描述: |
| W903B-28C | 制造商: 功能描述: 制造商:undefined 功能描述: |
| W903B48D | 制造商: 功能描述: 制造商:undefined 功能描述: |
| W905 | 制造商:LUMINIS 制造商全稱:LUMINIS 功能描述:Post top mount |
| W9050B016 | 制造商:Pulse Electronics Corporation 功能描述:1.13OD 1.6'' I-Pex to I-Pex Cable Assembly |
發布緊急采購，3分鐘左右您將得到回復。