- 您現在的位置：買賣IC網 > PDF目錄363904 > W90210F (WINBOND ELECTRONICS CORP) PA-RISC Embedded Micro-Controller(惠普PA-RISC結構的32位嵌入式微控制器) PDF資料下載
參數資料
| 型號： | W90210F |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PA-RISC Embedded Micro-Controller(惠普PA-RISC結構的32位嵌入式微控制器) |
| 中文描述： | 32-BIT, MROM, RISC MICROCONTROLLER, PQFP208 |
| 封裝： | PLASTIC, QFP-208 |
| 文件頁數： | 30/67頁 |
| 文件大小： | 297K |
| 代理商： | W90210F |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁
W90210F
30
Version 1.4, 10/8/97
The above information is the exclusive intellectual property of Winbond Electronics Corp. and shall not be disclosed, distributed or reproduced without permssion fromWinbond.
8.2 DMA Controller (DMAC)
The DMAC megacell provides two DMA channels to support DMA transfers between 8-bit I/O devices and main
memory. The DMA mechanism will provide two different methods for performing DMA transfers: demand-mode
transfers and block-mode transfers. The DMAC hardware is responsible for synchronizing transfers with memory or
external devices.
When the DMAC is configured for demand mode, an external device requests a DMA transfer with a request
input (DREQ1:0#). The DMAC acknowledges the requesting device with an acknowledge signal (DACK1:0#) when
the requesting device is accessed.
In block mode, DMA transfers are not requested by an external device. The DMA operation is initiated by software
and continued until terminated or suspended. The DMA operation is started when the enable bit in the Configuration
Register is set.
DMAC megacell
LETH
MODE
TXCOUNT
SSAR
TSAR
Bus
Interface
DREQ#[2]
DACK#[2]
IOR
IOW
IODATA[8]
CS[2]
DEV address
DA[12]
Figure 8.5 DMA controller
In programming the megacell registers, the register address is defined by the BASE register plus the offset value.
8.2.1 Register Description:
Source Starting Address Register (SSAR0=080, SSAR1=084)
: SSAR is a read/write 32-bit register that contains
the starting address of the DMA transfer source.
Target Starting Address Register (TSAR0=081, TSAR1=085)
: TSAR is a read/write 32-bit register that contains the
starting address of the DMA transfer target.
Length/Count Register (LETH0=082, LETH1=086)
: LETH is a read/write 32-bit register that records the counts of
current DMA transfer.
相關PDF資料 |
PDF描述 |
|---|---|
| W90220F | PA-RISC Embedded Micro-Controller(惠普PA-RISC結構的32位嵌入式微控制器) |
| W90221F | PA-RISC Embedded Micro-Controller(惠普PA-RISC結構的32位嵌入式微控制器) |
| W91030B | Low Power CMOS IC For Caller indentification(用于通信中呼叫確認的低功耗CMOS集成電路芯片) |
| W91030 | Low Power CMOS IC For Caller indentification(用于通信中呼叫確認的低功耗CMOS集成電路芯片) |
| W91031 | LOW POWER CMOS INTERGRATED CIRCUIT |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W902E31 | 制造商:Omron Corporation 功能描述: |
| W903B-28C | 制造商: 功能描述: 制造商:undefined 功能描述: |
| W903B48D | 制造商: 功能描述: 制造商:undefined 功能描述: |
| W905 | 制造商:LUMINIS 制造商全稱:LUMINIS 功能描述:Post top mount |
| W9050B016 | 制造商:Pulse Electronics Corporation 功能描述:1.13OD 1.6'' I-Pex to I-Pex Cable Assembly |
發布緊急采購，3分鐘左右您將得到回復。