- 您現在的位置：買賣IC網 > PDF目錄363904 > W90210F (WINBOND ELECTRONICS CORP) PA-RISC Embedded Micro-Controller(惠普PA-RISC結構的32位嵌入式微控制器) PDF資料下載
參數資料
| 型號： | W90210F |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PA-RISC Embedded Micro-Controller(惠普PA-RISC結構的32位嵌入式微控制器) |
| 中文描述： | 32-BIT, MROM, RISC MICROCONTROLLER, PQFP208 |
| 封裝： | PLASTIC, QFP-208 |
| 文件頁數： | 8/67頁 |
| 文件大小： | 297K |
| 代理商： | W90210F |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁
W90210F
8
Version 1.4, 10/8/97
The above information is the exclusive intellectual property of Winbond Electronics Corp. and shall not be disclosed, distributed or reproduced without permssion fromWinbond.
4. W90210F Pin Description
PIN Name
CPU Signal
RST
PCLK
OSC
PCI LOCAL BUS
DIR
PIN #
DESCRIPTION
I
I
I
24
22
25
CPU RESET input, high active
CPU CLOCK input
14.318Mhz Oscillator input for Timer, UART
for more detail description of the PCI signals please refer to the
PCI LOCAL BUS
SPECIFICATION
PCI Interrupt input, level senstive, low active signal. Once the
INTx# signal is asserted, it remains asserted until the device driver
clear the pending request. When the request is cleared, the device
deasserts its INTx# signal.
PCI Request input, indicates to the PCI arbiter that this agent
desires use of the bus.
PCI Grant output, indicates to the agent that access to the bus
has been granted.
PCI Lock signal, indicates an atomic operation that may require
multiple transactions to complete. When PLOCK# is asserted,
non-exclusive transactions may proceed to an address that is not
currently locked.
PCI Reset output, is used to bring PCI-specific registers,
sequencers, and signals to a consistent state. Low active.
PCI Clock output, provides timing for all transactions on PCI and is
an input to every PCI device.
PCI System Error is for reporting address parity errors, data parity
errors on the Special Cycle command, or any other system error
where the result will be catastrophic. The assertion of SERR# is
synchronous to the clock and meets the setup and hold times of
all bused signals.
PCI Parity Error is only for the reporting of data parity errors during
all PCI transactions except a Special Cycle. The PERR# pin is
sustained tri-state and must be driven active by the agent receiving
data two clocks following the data when a data parity error is
detected. The minimum duration of PERR# is one clock for each
data phase that a data parity error is detected. An agent cannot
report a PERR# until it has claimed the access by asserting
DEVSEL# (for a target) and completed a data phase or is the
master of the current transaction.
INTA#
INTB#
INTC#
INTD#
PREQ0#
PREQ1#
GNT0#
GNT1#
PLOCK#
I
87
88
89
91
32
33
30
31
61
I
O
I
PCIRST#
O
27
PCICLK
O
28
SERR#
I
63
PERR#
I/O
62
相關PDF資料 |
PDF描述 |
|---|---|
| W90220F | PA-RISC Embedded Micro-Controller(惠普PA-RISC結構的32位嵌入式微控制器) |
| W90221F | PA-RISC Embedded Micro-Controller(惠普PA-RISC結構的32位嵌入式微控制器) |
| W91030B | Low Power CMOS IC For Caller indentification(用于通信中呼叫確認的低功耗CMOS集成電路芯片) |
| W91030 | Low Power CMOS IC For Caller indentification(用于通信中呼叫確認的低功耗CMOS集成電路芯片) |
| W91031 | LOW POWER CMOS INTERGRATED CIRCUIT |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W902E31 | 制造商:Omron Corporation 功能描述: |
| W903B-28C | 制造商: 功能描述: 制造商:undefined 功能描述: |
| W903B48D | 制造商: 功能描述: 制造商:undefined 功能描述: |
| W905 | 制造商:LUMINIS 制造商全稱:LUMINIS 功能描述:Post top mount |
| W9050B016 | 制造商:Pulse Electronics Corporation 功能描述:1.13OD 1.6'' I-Pex to I-Pex Cable Assembly |
發布緊急采購，3分鐘左右您將得到回復。