- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄363904 > W90220F (WINBOND ELECTRONICS CORP) PA-RISC Embedded Micro-Controller(惠普PA-RISC結(jié)構(gòu)的32位嵌入式微控制器) PDF資料下載
參數(shù)資料
| 型號： | W90220F |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PA-RISC Embedded Micro-Controller(惠普PA-RISC結(jié)構(gòu)的32位嵌入式微控制器) |
| 中文描述： | 32-BIT, 150 MHz, RISC PROCESSOR, PQFP208 |
| 封裝： | PLASTIC, QFP-208 |
| 文件頁數(shù)： | 21/79頁 |
| 文件大小： | 501K |
| 代理商： | W90220F |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁
W90220F
21
The above information is the exclusive intellectual property of Winbond Electroncs Corp. and shall not be dsiclosed or distributed or reproduced without permission from
Version 0.84
Winbond.
B. Transmitter control :
- Set IER[6] to logic 1 to enable "transmitter empty interrupt" (Irpt_THRE) before transmitter operation.
- Once the transmitter FIFO (TX-FIFO) is empty, the Irpt_THRE is triggered and the corresponding IIR
bits
are set to inform the CPU to fill the TX-FIFO (maximum 16 bytes of characters).
- The Irpt_THRE is reset after the CPU reads the IIR (IIR[4:7] must be 4'b0010 at that time) or writes a
character into TX-FIFO.
- Irpt_RDA and Irpt_TOUT has the same interrupt priority (2nd priority) while Irpt_THRE has a lower
priority (3rd priority).
- Polled Mode operation : (refer to "LSR" register discriptions located on Section 5.2.5)
- No interrupts need be enabled at this mode, the CPU always polls the LSR to check COM port status before
taking any actions.
- LSR[7] will be set as long as there is at least one byte in the RX-FIFO, and it is cleared if the RX-FIFO is
empty.
- LSR[3:6] will specify error(s) status which is handled the same way as in the interrupt mode operation, the
IIR[4:7] is not affected since no interrupt is enabled.
- LSR[2] will indicate when the TX-FIFO is empty.
- LSR[1] will indicate that both TX-FIFO and shift register are empty.
- LSR[0] will indicate whether there are any errors in the RX-FIFO.
5.1.6 SYNCHRONOUS SERIAL INTERFACE (SSI)
Overview :
The SSI module within W90220 contains holding registers, shift registers, and other logic to support a variety of
serial data communications protocols and provide a direct connection to external audio/telephony codec devices.
Two 48 halfwords fifos, the transmitter fifo and receiver fifo, have been implented to accelerate both transmittion
and receiving operations. These two fifos can be configured as 48 halfwords or 24 words depth depending on the
data word length.
Block Diagram :
TX-FIFO
(48x16/24x32)
FIFO Control
Logic
SCLK/SYNC
& Shift-in/out
control
32-bit CPU bus
32-bit TX-Shift reg
16/32
RX-FIFO
(48x16/24x32)
32-bit RX-Shift reg
16/32
SYNC
SCLK
SDI
SDO
16/32
16/32
Fig 5.1.6-1 SSI Block Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W90221F | PA-RISC Embedded Micro-Controller(惠普PA-RISC結(jié)構(gòu)的32位嵌入式微控制器) |
| W91030B | Low Power CMOS IC For Caller indentification(用于通信中呼叫確認的低功耗CMOS集成電路芯片) |
| W91030 | Low Power CMOS IC For Caller indentification(用于通信中呼叫確認的低功耗CMOS集成電路芯片) |
| W91031 | LOW POWER CMOS INTERGRATED CIRCUIT |
| W91031S | Calling Line Identifier |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W902E31 | 制造商:Omron Corporation 功能描述: |
| W903B-28C | 制造商: 功能描述: 制造商:undefined 功能描述: |
| W903B48D | 制造商: 功能描述: 制造商:undefined 功能描述: |
| W905 | 制造商:LUMINIS 制造商全稱:LUMINIS 功能描述:Post top mount |
| W9050B016 | 制造商:Pulse Electronics Corporation 功能描述:1.13OD 1.6'' I-Pex to I-Pex Cable Assembly |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。