- 您現在的位置：買賣IC網 > PDF目錄363904 > W90220F (WINBOND ELECTRONICS CORP) PA-RISC Embedded Micro-Controller(惠普PA-RISC結構的32位嵌入式微控制器) PDF資料下載
參數資料
| 型號： | W90220F |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PA-RISC Embedded Micro-Controller(惠普PA-RISC結構的32位嵌入式微控制器) |
| 中文描述： | 32-BIT, 150 MHz, RISC PROCESSOR, PQFP208 |
| 封裝： | PLASTIC, QFP-208 |
| 文件頁數： | 9/79頁 |
| 文件大小： | 501K |
| 代理商： | W90220F |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁
W90220F
9
The above information is the exclusive intellectual property of Winbond Electroncs Corp. and shall not be dsiclosed or distributed or reproduced without permission from
Version 0.84
Winbond.
PPAR
I/O
79
PCI Parity is even parity across PDA[31:0] and C/BE[3:0]#.
PPAR is stable and valid one clock after the address phase.
For data phases, PPAR is stable and valid one clock after
either IRDY# is asserted on a write transaction or TRDY# is
asserted on a read transaction. (PPAR has the same timing
as PDA[31:0], but it is delayed by one clock.) The mater
drives PPAR for address and write data phases; the target
drives PPAR for read data phase.
DMA Interface
DREQ0
DREQ1
DACK0
DACK1
DMARDY
I
127
128
134
135
106
DMA Request signals request an external transfer on DMA
channel 0 (DREQ0) or DMA channel 1 (DREQ1).
DMA Acknowledge signals acknowledge an external transfer
on DMA channel 0 (DREQ0) or DMA channel 1 (DREQ1).
DMA Device Ready signal is used to extend the length of
DMA bus cycles. If a device wants to extend the DMA bus
cycles, it will force the DMARDY signal low when it decodes
its address and receives a IOR or IOW command.
DMA Chip Select signals select the corresponding I/O
devices for programming or DMA transfers.
DMA I/O read signal is used to indicate to the I/O device that
the present bus cycle is an I/O read cycle.
DMA I/O write signal is used to indicate to the I/O device that
the present bus cycle is an I/O write cycle.
Terminal count for DMA channels, the pin is driven active for
one clock when byte count reaches zero and after the last
transfer for a DAM has completed.
8-bit DMA I/O Data bus, bit 0 is the most significant bit.
For more detail description of the ECP interface signals,
please refer to the
IEEE P1284 Standard
ECP busy input signal
ECP fault input
ECP acknowledge input
ECP parity error
ECP Select
ECP select output
ECP initialization
ECP Autofeed
ECP Strobe
Bi-directional ECP Data bus, ED[0] is the most significant bit
(msb).
O
I
CS0
CS1
IOR
O
129
130
108
O
IOW
O
107
TC0
TC1
O
109
111
DD[0:7]
ECP Interface
I/O
126-119
Busy
nFault
nAck
PError
Select
nSelectIn
nInit
nAutoFd
nStrobe
ED[0:7]
I
I
I
I
I
O
O
O
O
I/O
151
153
154
155
156
145
147
148
150
144-137
Memory Controller Interface
RAS#[0:1]
O
11, 13
DRAM Row Address Strobe, Banks 0-1. These signals are
used to select the DRAM row address. A High-to-Low
transition on one of these signals causes a DRAM in the
corresponding bank to latch the row address and begin an
access.
相關PDF資料 |
PDF描述 |
|---|---|
| W90221F | PA-RISC Embedded Micro-Controller(惠普PA-RISC結構的32位嵌入式微控制器) |
| W91030B | Low Power CMOS IC For Caller indentification(用于通信中呼叫確認的低功耗CMOS集成電路芯片) |
| W91030 | Low Power CMOS IC For Caller indentification(用于通信中呼叫確認的低功耗CMOS集成電路芯片) |
| W91031 | LOW POWER CMOS INTERGRATED CIRCUIT |
| W91031S | Calling Line Identifier |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W902E31 | 制造商:Omron Corporation 功能描述: |
| W903B-28C | 制造商: 功能描述: 制造商:undefined 功能描述: |
| W903B48D | 制造商: 功能描述: 制造商:undefined 功能描述: |
| W905 | 制造商:LUMINIS 制造商全稱:LUMINIS 功能描述:Post top mount |
| W9050B016 | 制造商:Pulse Electronics Corporation 功能描述:1.13OD 1.6'' I-Pex to I-Pex Cable Assembly |
發布緊急采購，3分鐘左右您將得到回復。