国产精品成人VA在线观看-国产乱妇乱子视频在播放-国产日韩精品一区二区三区在线-国模精品一区二区三区

參數(shù)資料
型號: W9310
廠商: WINBOND ELECTRONICS CORP
元件分類: 通信及網(wǎng)絡(luò)
英文描述: Direct Sequence Spread Spectrum Transceiver(直接序列擴(kuò)展頻譜收發(fā)器)
中文描述: SPECIALTY TELECOM CIRCUIT, PQFP80
封裝: PLASTIC, QFP-80
文件頁數(shù): 19/36頁
文件大小: 220K
代理商: W9310
W9310
Publication Release Date: July 1996
- 19 -
Revision A3
The relationships between CTS_N and MHZ2_ST and that between DCD_N and FCLK_RT remain
the same as in full-duplex operation. In typical half-duplex operation, the W9310 is assigned to be a
transmitter or receiver, depending on the status of the RTS_N signal. When RTS_N is negated, the
W9310 is configured as a receiver and will wait for a valid spread spectrum signal to arrive. When
RTS_N is asserted, the W9310 is configured as a transmitter and starts transmitting right away. In the
transmit mode, CTS_N follows RTS_N directly. Nominally, it will take approximately 60 bit-times for
the receiver to complete the acquisition process and assert DCD_N. It is the user's responsibility to
transmit enough preamble bits so that the receiver can acquire the remote signal prior to actual data
transmission. Prior to DCD_N assertion, the RX output remains at binary "1." The transmitter stops
transmission as soon as RTS_N is de-asserted. Because of the hysteresis of the digital phase-locked
loop, however, the receiver will not de-assert the DCD_N signal until approximately 40-bit times after
the signal has disappeared. It is up to the user to include and detect end-of-packet information so that
invalid data are not erroneously perceived as valid data. Finally, note that there is no provision for
CSMA/CD type avoidance in the hardware; it is up to the user or the modem system to implement
any desired collision avoidance schemes either in hardware or software. A typical timing diagram for
half-duplex operation is shown in Figure 7.
* Drawing not to scale and CTS_N and DTR_N assumed to be asserted.
TRANSMITTER
RECEIVER
RTS_N
CTS_N
TX
RTS_N
CTS_N
DCD_N
RX
Rece~60 Bits
~
Invalid RX data
~40 Bits
~
Figure 7. Timing for Half-duplex Operation
Note that there is a key difference between full-duplex and half-duplex operation. In full-duplex mode,
when the W9310 is programmed as a master, it starts transmission as soon as DTR_N is asserted
and reset RST2_N is released. As long as the master is powered on and DTR_N remains asserted,
the W9310 will send out the acquisition burst and try to establish a communication link with a remote
slave. Thus, the communication channel is occupied as soon as the master is powered on and
DTR_N is asserted, and this can occur before any data become available for transmission. Once the
communication link is established, even if there are no data to be transmitted, the master and slave
will remain in communication with each other (sending out "1" in the data field) indefinitely or until the
master is disabled. On the other hand, in half-duplex operation, there is no master or slave, and the
W9310 will start transmitting only when it has data to send, which is indicated by the user asserting
the RTS_N signal. By default, the W9310 will remain in the receive mode, and thus the
communication channel will remain free until a user has data to transmit.
相關(guān)PDF資料
PDF描述
W9320 ADPCM Codec(ADPCM編解碼器)
W9321 ADPCM Codec(ADPCM編解碼器)
W9330F Code Division Spread Spectrum Cordless Telephone Controller(具有編碼分劃和擴(kuò)展頻普技術(shù)的無繩電話控制器)
W934GD5V THE GREEN SOURCE COLOR DEVICES ARE MADE WITH GALLIUM PHOSPHIDE GREEN LIGHT EMITTING DIODE
W93902 POCSAG Decoder For Pagers(尋呼機(jī)的POCSAG 解碼器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W9310-16C64RC 制造商:Winslow Adaptics Ltd 功能描述:40 way DIL to 44 way PLCC socket,16C64
W9310-17C42RC 制造商:Winslow Adaptics Ltd 功能描述:40 way DIL to 44 way PLCC socket,17C42
W9310RC 制造商:Winslow Adaptics Ltd 功能描述:40way DIL to 44way PLCC socket,2.1x1.2in
W9312 制造商:Apex Tool Group 功能描述:3/4 IN. X 12 FT MEZURALL POWER RETURN TAPE
W9312D 制造商:Apex Tool Group 功能描述:3/4 IN. X 12 FT MEZURALL POWER RETURN TAPE, 10THS AND 100THS