- 您現在的位置：買賣IC網 > PDF目錄363904 > W88113C (WINBOND ELECTRONICS CORP) ATAPI CD-ROM DECODER & CONTROLLER PDF資料下載
參數資料
| 型號： | W88113C |
| 廠商： | WINBOND ELECTRONICS CORP |
| 英文描述： | ATAPI CD-ROM DECODER & CONTROLLER |
| 中文描述： | ATAPI的CD - ROM解碼器 |
| 文件頁數： | 17/102頁 |
| 文件大小： | 573K |
| 代理商： | W88113C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁
W88113C
Publication Release Date: Mar. 1999
- 13 - Revision 0.61
2. REGISTERS DESCRIPTION
IR - Index Register (read/write)
If
DRA (5Bh.1)
is high, the Index Register is latched at the falling edge of
pin ALE1 (5)
or
pin ALE2
(64)
depending on the setting of
ALE2 (5Ch.3).
If
DRA (5Bh.1)
is low and
pin URS (32)
is low, the Index Register can be accessed by the
microprocessor. The value in IR specifies which internal register to be accessed by microprocessor
when
pin URS (32)
is high.
Note that the 4 least significant bits of IR will increment following each read or write to any register except for
PFAR (00h,r)
. Since IR
does not automatically increment from 00h to 01h, consecutive reads to address 00h will repeatedly read register
PFAR (00h,r)
. This
feature accelerates read operation of ATAPI Command Packet.
PFAR - Packet FIFO Access Register - (read 00h)
While
SCoD (20h.2)
is high, the ATAPI Command Packet issued from host is received by the 12-byte
Packet FIFO. Flag
TENDb (01h.r6)
is used to check if the Packet FIFO is full. The microprocessor
can read the ATAPI Command Packet by repeatedly read register
PFAR (00h,r)
. Once the FIFO
becomes empty, the value FFh will be returned if microprocessor read PFAR.
The Packet FIFO can also be used to receive command parameter less than 12 bytes. First, the
control bit
SCoD (20h.2)
is set high to select the Packet FIFO to be addressed by the ATAPI Data
port. When
DRQ (37h.3)
changes from 0 to 1, the lower 4 bits of
ATBLO (34h)
is latched as the FIFO
threshold. Upon the number of bytes in the FIFO reaches the threshold, flag
TENDb (01h.r6)
becomes active-low and flag
FPKT (30h.r1)
becomes active-high. Once FPKT becomes high, any
data writes to the ATAPI Data port is rejected.
INTCTL - Interrupt Control Register - (write 01h)
Bit 7:
PFNEEN - Packet FIFO Not Empty Interrupt Enable
Pin UINTb (36)
is activated when
PFNEb(01h.r7)
becomes active-low if this bit is high.
Bit 6:
TENDEN - Transfer End Interrupt Enable
Pin UINTb (36)
is activated when
TENDb (01h.r6)
becomes active-low if this bit is high. This
bit is also automatically enabled if the host issues the Packet Command (A0h) while
HIIEN
(2Eh.w7)
is high and drive is selected.
Bit 5:
SRIEN - Sector Ready Interrupt Enable
Pin UINTb (36)
is activated when
SRIb (01h.r5)
becomes active-low if this bit is high. This bit
is clear to 0 after chip reset, host reset, firmware reset and decoder reset.
相關PDF資料 |
PDF描述 |
|---|---|
| W88113CD | ATAPI CD-ROM DECODER & CONTROLLER |
| W88113CF | ATAPI CD-ROM DECODER & CONTROLLER |
| W88227F | ATAPI CD-ROM Decoder(支持ATAPI標準的CD-ROM解碼器) |
| W88227QD | ATAPI CD-ROM Decoder(支持ATAPI標準的CD-ROM解碼器) |
| W88611P | VCD 4X RF Amplifer/Digital Servo & DSP(具有射頻運算放大器及數字信號伺服和處理的集成芯片) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W88113CD | 制造商:WINBOND 制造商全稱:Winbond 功能描述:ATAPI CD-ROM DECODER & CONTROLLER |
| W88113CF | 制造商:WINBOND 制造商全稱:Winbond 功能描述:ATAPI CD-ROM DECODER & CONTROLLER |
| W88611P | 制造商:WINBOND 制造商全稱:Winbond 功能描述:VCD 4X RF AMP/DIGITAL SERVO & DSP |
| W88631F | 制造商:WINBOND 制造商全稱:Winbond 功能描述:VCD 4X RF AMP/DIGITAL SERVO & DSP |
| W88980 | 制造商:Performance Tool 功能描述:Anti-Fatigue Floor Mat Roll - 12 Square Feet 制造商:PERFORMANCE TOOLS 功能描述:ANTI-FATIGUE FLOOR MAT ROLL 12 SQ FT |
發布緊急采購，3分鐘左右您將得到回復。