
W88113C
Publication Release Date: Mar. 1999
- 17 - Revision 0.61
TACK - Transfer Acknowledge - (write 07h)
Writing this register deactivates flag
TENDb (01h.r6)
and its corresponding interrupt regardless of
what data is written.
HEAD0 to HEAD3 - Header Registers - (read 03h to 07h)
These four registers are used to hold the information of Header Bytes of each sector. Header
Registers should be read soon after
STAVAb (0Fh.r7)
becomes active-low. Note that the header
bytes are distrustful if wrong mode is set while ECC is enabled. If bit
SHDEN (0Bh.w0)
is enabled,
registers
HEAD0-3
are used to hold subheader bytes instead.
If control bit
QMSF (80h.w4)
is set high, the corresponding MSF bytes in Q-channel information
would be automatically loaded into
HEAD0-2 (04h-06h,r)
when each byte is ready from DSP.
Notice
that the value in register
HEAD3 (07h,r)
and
SUBH0-3 (14h-17h,r)
are not available in this case.
BIAL/BIAH - Buffering Initial Address - (write 08h/09h)
The rule for configuration is that the first byte of the sector is stored at
BIAH/L(09h/08h) - 0Ch
Before enabling the external RAM buffering through
CTRL0 (0Ah,w)
,
BIAH/L
should be set to control
the location of the first byte follows data sync for each data sector. The RAM block for buffering is
controlled by the number in registers
DDBH/L(29h/28h)
plus one. For convenience of following data
transfer, the microprocessor may set proper value to
BIAH/L
after the mode is determined so that the
first user data byte will locate at offset 00h of each data block.
CD-DA
yellow book
mode 1 & mode 2
CD-ROM XA
mode 2
BIAH/L(08h/09h)
000Ch
FFFCh
FFF4h
first sync
n/a
FFF0h
FFE8h
first header
n/a
FFFCh
FFF4h
first subheader
n/a
n/a
FFF8h
first data
0000h
0000h
0000h
BACL, BACH - Buffering Address Counter - (read 0Ah/0Bh)
After enabling the external RAM buffering, Buffering Write Counter is automatically increased by two,
beginning from the value specified by
BIAH/L (09h/08h,w)
, every time a data word is buffered.