- 您現在的位置：買賣IC網 > PDF目錄363904 > W88113C (WINBOND ELECTRONICS CORP) ATAPI CD-ROM DECODER & CONTROLLER PDF資料下載
參數資料
| 型號： | W88113C |
| 廠商： | WINBOND ELECTRONICS CORP |
| 英文描述： | ATAPI CD-ROM DECODER & CONTROLLER |
| 中文描述： | ATAPI的CD - ROM解碼器 |
| 文件頁數： | 37/102頁 |
| 文件大小： | 573K |
| 代理商： | W88113C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁
W88113C
Publication Release Date: Mar. 1999
- 33 - Revision 0.61
DSPSL - DSP Selection Register - (write 1Bh)
Bit 7:
C2ML - C2 MSB to LSB
When this bit is high, the sequence of erasures via
pin C2PO (11)
is from MSB to LSB.
Bit 6:
S16O - Select 16 Offset
The incoming serial data is latched one clock after
pin LRCK (13)
changes if this bit is high.
Bit 5:
LCHP - Left Channel Polarity
The incoming serial data is latched as left channel when
pin LRCK (13)
is high if this bit is
high.
Bit 4:
SFT8 - Shift 8 Clocks
The incoming serial data is latched by delay 8 clocks if this bit is high.
Bit 3: Reserved
Bit 2:
SEL16 - Select 16 Bits Per Channel
The incoming serial data is latched 16 times per channel if this bit is high.
Bit 1:
DIR - Data Direction
Setting this bit high selects the direction of data from
pin SDATA (9)
from MSB to LSB.
Bit 0:
EDGE - Latching Edge Select
Setting this bit high selects the rising edge of BCK for latching data from
pin SDATA (9)
.
DSP setting example:
DSPSL
07h
24h
A3h
C3h
DSP Data Format
Toshiba
Sanyo
Sony 48-bit slot
Philip
C2BEB - C2 Block Error Byte - (read 1Bh)
The Block Error Byte is the OR of all the C2 Error Flag bytes.
RACL, RACH, and RACU - RAM Address Counter - (write 1Ch, 1Dh, 2Dh)
These three registers are used to set linear address of the external RAM. Before accessing registers
RAMRD/RAMWR or triggering linear-address transfer, microprocessor should set these registers.
The microprocessor should write the RAM starting address into the counter while busy flag
UTBY
(1Fh.r7)
is low. Then this counter increases automatically each time when a byte is read or written.
相關PDF資料 |
PDF描述 |
|---|---|
| W88113CD | ATAPI CD-ROM DECODER & CONTROLLER |
| W88113CF | ATAPI CD-ROM DECODER & CONTROLLER |
| W88227F | ATAPI CD-ROM Decoder(支持ATAPI標準的CD-ROM解碼器) |
| W88227QD | ATAPI CD-ROM Decoder(支持ATAPI標準的CD-ROM解碼器) |
| W88611P | VCD 4X RF Amplifer/Digital Servo & DSP(具有射頻運算放大器及數字信號伺服和處理的集成芯片) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W88113CD | 制造商:WINBOND 制造商全稱:Winbond 功能描述:ATAPI CD-ROM DECODER & CONTROLLER |
| W88113CF | 制造商:WINBOND 制造商全稱:Winbond 功能描述:ATAPI CD-ROM DECODER & CONTROLLER |
| W88611P | 制造商:WINBOND 制造商全稱:Winbond 功能描述:VCD 4X RF AMP/DIGITAL SERVO & DSP |
| W88631F | 制造商:WINBOND 制造商全稱:Winbond 功能描述:VCD 4X RF AMP/DIGITAL SERVO & DSP |
| W88980 | 制造商:Performance Tool 功能描述:Anti-Fatigue Floor Mat Roll - 12 Square Feet 制造商:PERFORMANCE TOOLS 功能描述:ANTI-FATIGUE FLOOR MAT ROLL 12 SQ FT |
發布緊急采購，3分鐘左右您將得到回復。