- 您現在的位置：買賣IC網 > PDF目錄363904 > W88113C (WINBOND ELECTRONICS CORP) ATAPI CD-ROM DECODER & CONTROLLER PDF資料下載
參數資料
| 型號： | W88113C |
| 廠商： | WINBOND ELECTRONICS CORP |
| 英文描述： | ATAPI CD-ROM DECODER & CONTROLLER |
| 中文描述： | ATAPI的CD - ROM解碼器 |
| 文件頁數： | 35/102頁 |
| 文件大小： | 573K |
| 代理商： | W88113C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁
W88113C
Publication Release Date: Mar. 1999
- 31 - Revision 0.61
Bit 2:
AUCRCEN
- Automatic Ultra DMA CRC Error Logic Enable
If
AUCRCEN (18h.2)
is set high, the automatic status complete logic would be stopped if
UCRCOKB (30h.r3)
is high. If no CRC error has occurred in last Ultra DMA burst, status
complete sequence would be automatically executed. This bit should be set high only if
ASCEN (18h.5)
is set high as well. This bit is automatically clear when: (1) automatic status
complete sequence is triggered or (2)
SCT (17h.w0)
is set high.
ABYEN - Automatic BSY Set Enable
When this bit is high, the following sequence is executed when Disk Seek Complete is
triggered by
DSCT (17h.w5)
:
Set BSY
DSC (37h.4)
←
1
Clear BSY
DSCT
←
0
A0IEN - A0h Command Interrupt Enable
If this bit is high and
APKTEN (18h.7)
has been enabled,
HIRQ (2Eh.3)
becomes active-high
after an opcode A0h is issued to ATA Command Register.
Bit 1:
Bit 0:
CCTL0 - Clock Control Register 0 - (write 19h)
This register is 0 after chip reset.
Bit 7:
CKSTP - Clock Stop
Setting his bit high stops the internal clock and the clock output at pin CLKO. CKSTP is de-
activated by the following events:
Chip reset or host reset or firmware reset
Command write from the host while the drive is selected
Host issues Diagnostic Command, regardless of drive selection
Host issues command to shadow drive if SHDRV (3Fh.6) is enabled
Host set bit SRST in ATAPI Device Control Register high, regardless of drive selection
Bit 6:
reserved
Bit 5:
JPSS - Jumper Sampling Select
This bit is used to control the sampling of pin RD15/DJ. When JPSS is high, pin RD15/DJ is
sampled while chip reset is active. When this bit is low, PAR/JP is sampled while chip reset
or host reset are active.
Bit 4: Reserved
Bit 3-0: CKS[3:0] - Clock Skew Control
CKS3-0 are used to control the duty cycle of the internal clock. The low period of cycle
increases as the skew value increments.
相關PDF資料 |
PDF描述 |
|---|---|
| W88113CD | ATAPI CD-ROM DECODER & CONTROLLER |
| W88113CF | ATAPI CD-ROM DECODER & CONTROLLER |
| W88227F | ATAPI CD-ROM Decoder(支持ATAPI標準的CD-ROM解碼器) |
| W88227QD | ATAPI CD-ROM Decoder(支持ATAPI標準的CD-ROM解碼器) |
| W88611P | VCD 4X RF Amplifer/Digital Servo & DSP(具有射頻運算放大器及數字信號伺服和處理的集成芯片) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W88113CD | 制造商:WINBOND 制造商全稱:Winbond 功能描述:ATAPI CD-ROM DECODER & CONTROLLER |
| W88113CF | 制造商:WINBOND 制造商全稱:Winbond 功能描述:ATAPI CD-ROM DECODER & CONTROLLER |
| W88611P | 制造商:WINBOND 制造商全稱:Winbond 功能描述:VCD 4X RF AMP/DIGITAL SERVO & DSP |
| W88631F | 制造商:WINBOND 制造商全稱:Winbond 功能描述:VCD 4X RF AMP/DIGITAL SERVO & DSP |
| W88980 | 制造商:Performance Tool 功能描述:Anti-Fatigue Floor Mat Roll - 12 Square Feet 制造商:PERFORMANCE TOOLS 功能描述:ANTI-FATIGUE FLOOR MAT ROLL 12 SQ FT |
發布緊急采購，3分鐘左右您將得到回復。