- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄363904 > W88113C (WINBOND ELECTRONICS CORP) ATAPI CD-ROM DECODER & CONTROLLER PDF資料下載
參數(shù)資料
| 型號(hào)： | W88113C |
| 廠商： | WINBOND ELECTRONICS CORP |
| 英文描述： | ATAPI CD-ROM DECODER & CONTROLLER |
| 中文描述： | ATAPI的CD - ROM解碼器 |
| 文件頁(yè)數(shù)： | 18/102頁(yè) |
| 文件大小： | 573K |
| 代理商： | W88113C |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)
W88113C
Publication Release Date: Mar. 1999
- 14 - Revision 0.61
Bits 4, 3, 2: Reserved
Bit 1:
DTEN - Data Transfer Enable
Set this bit high enables the data transfer logic. This bit should be set before trigger any data
transfer. In order to reduce the interference of microprocessor, this bit is also automatically
enabled during the following operation:
Trigger
ADTT (17h.w2)
Host issues ATAPI Packet Command (A0h) while
APKTEN (18h.7)
is enabled and drive is
selected
In case of un-recoverable transfer error, setting this bit low will terminate the current data
transfer immediately.
Bit 0: Reserved
INTREA - Interrupt Reason Register - (read 01h)
Bit 7:
PFNEb - Packet FIFO Not Empty Interrupt Flag
This bit becomes active-low after Packet FIFOs receive any data issued by the host through
ATAPI Data port.
Pin UINTb (36)
is activated when this bit becomes active-low if
PFNEEN
(01h.w7)
is enabled. This flag is deactivated after the last byte is read by microprocessor
through register
PFAR (00h,r)
.
Bit 6:
TENDb - Transfer End Interrupt Flag
This bit becomes active-low at the end of data transfers. Flag
TDIR (30h.r5)
and
FPKT
(30h.r1)
can be used to determine which type of transfer end occurs.
Pin UINTb (36)
is
activated when this bit becomes active-low if
TENDEN (01h.w6)
is enabled.
TENDb
(01h.r6)
TDIR
(30h.r5)
FPKT
(30h.1)
Transfer End Reason
Acknowledge register
0
1
0
data-in transfer
DHTACK (0Eh), TACK (07h)
0
1
x
data-out transfer
TACK (07h)
0
0
x
A0 command packet transfer
TACK (07h)
Bit 5:
SRIb - Sector Ready Interrupt Flag
If
RMSRI (5Ch.0)
is low, this bit is used to indicate that one sector is ready to be accessed. If
RMSRI (5Ch.0)
is high, this bit is generated only by
STAERR (80h.r6)
,
BIN0 (80h.r5), DSFULI
(80h.r4)
,
LASTBK (80h.r3)
,
LTTI (80h.r2)
,
TNFI (80h.r1)
or
HCEI (80h.r0)
.
Reading register
STAT3 (0Fh,r)
,
LSTA3 (4Bh,r)
or
TARSTA (80h,r)
deactivates this flag.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W88113CD | ATAPI CD-ROM DECODER & CONTROLLER |
| W88113CF | ATAPI CD-ROM DECODER & CONTROLLER |
| W88227F | ATAPI CD-ROM Decoder(支持ATAPI標(biāo)準(zhǔn)的CD-ROM解碼器) |
| W88227QD | ATAPI CD-ROM Decoder(支持ATAPI標(biāo)準(zhǔn)的CD-ROM解碼器) |
| W88611P | VCD 4X RF Amplifer/Digital Servo & DSP(具有射頻運(yùn)算放大器及數(shù)字信號(hào)伺服和處理的集成芯片) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W88113CD | 制造商:WINBOND 制造商全稱:Winbond 功能描述:ATAPI CD-ROM DECODER & CONTROLLER |
| W88113CF | 制造商:WINBOND 制造商全稱:Winbond 功能描述:ATAPI CD-ROM DECODER & CONTROLLER |
| W88611P | 制造商:WINBOND 制造商全稱:Winbond 功能描述:VCD 4X RF AMP/DIGITAL SERVO & DSP |
| W88631F | 制造商:WINBOND 制造商全稱:Winbond 功能描述:VCD 4X RF AMP/DIGITAL SERVO & DSP |
| W88980 | 制造商:Performance Tool 功能描述:Anti-Fatigue Floor Mat Roll - 12 Square Feet 制造商:PERFORMANCE TOOLS 功能描述:ANTI-FATIGUE FLOOR MAT ROLL 12 SQ FT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。