国产精品成人VA在线观看-国产乱妇乱子视频在播放-国产日韩精品一区二区三区在线-国模精品一区二区三区

參數資料
型號: W88227QD
廠商: WINBOND ELECTRONICS CORP
元件分類: 消費家電
英文描述: ATAPI CD-ROM Decoder(支持ATAPI標準的CD-ROM解碼器)
中文描述: SPECIALTY CONSUMER CIRCUIT, PQFP128
封裝: LQFP-128
文件頁數: 44/116頁
文件大?。?/td> 787K
代理商: W88227QD
Preliminary/Confidential
Subject to change without notice
W88227F/W88227QD
- 40 -
1999/10/1 Rev: 0.70
Bit 0:
SCIb - Subcode Interrupt Flag
If
SCIEN (2Ch.w4)
is enabled, this bit becomes active-low when one of the following events occurs:
ISS (22h.r0)
becomes active-high
NESBK (22h.r1)
becomes active-high
MSS (22h.r2)
becomes active-high
When Subcode Interrupt is activated, the microprocessor can read register
SUBSTA (22h,r)
to
determine the reason of interrupt. Writing register
SCIACK (22h,w)
deactivates this flag and its
corresponding interrupt.
TWCL - Transfer Word Counter Low- (read/write 02h)
Before triggering data transfer, the number of words to be transferred should be set through 12-bit Transfer
Word Counter (TWC). The number of
words
minus 1 should be written to this counter while using standard
ATAPI 16-bit data transfer. After host read one word, the counter is decreased by one.
Transfer End
Interrupt Flag
,
TENDb (01h.r6)
, is activated when this counter becomes zero.
Bit 7-0: TWCH[7:0] - Transfer Word Count Low
TWCH - Transfer Word Counter High - (read/write 03h)
Bit 7:
LATXF - Linear Address Transfer Enable
If this bit is high, the Linear Address Transfer is enabled. In this case, the data stored from the ddress
specified by
RAC (2Dh,1Dh,1Ch)
are transferred to host after trigger. The size of transfer data is
limited by
TWC (03h/02h)
.
If this bit is low, the Block-Offset Transfer is enabled. In this case, the data stored from the address
specified by
TBH/L (25h/24h)
and
TACH/L (05h/04h)
are transferred to host after trigger. The address
of data warps around at the block boundary, so the size of transfer data is limited by block size.
Bit 3-0: TWCH[3:0] - Transfer Word Count High
TACL/TACH - Transfer Address Counter - (write 04h/05h)
Before triggering block-offset data transfer, the external RAM address of data to be transferred should be set
through
TACH/L (05h/04h,w)
. This number in this counter specifies the first available data address relative to
the beginning of the block. The block number should also be specified through Transfer Block registers
TBH/L (25h/24h)
. After one word is read by host,
TACH/L
are incremented to the next available data address.
The following equation illustrates the relation between block-offset and linear address:
linear address = (block number
×
block size) + address offset
相關PDF資料
PDF描述
W88611P VCD 4X RF Amplifer/Digital Servo & DSP(具有射頻運算放大器及數字信號伺服和處理的集成芯片)
W88631F VCD 4X RF Amplifer/Digital Servo & DSP(具有射頻運算放大器及數字信號伺服和處理的集成芯片)
W89C840AF 100/10Mbps Ethernet Controller
W89C841F 3-IN - 1 10/100M FAST ETHERNET CONTROLLER
W89C880F 100Base-Tx/T4 Multiport Repeater Controller(100Base-Tx/T4多端口中繼器控制器)
相關代理商/技術參數
參數描述
W88611P 制造商:WINBOND 制造商全稱:Winbond 功能描述:VCD 4X RF AMP/DIGITAL SERVO & DSP
W88631F 制造商:WINBOND 制造商全稱:Winbond 功能描述:VCD 4X RF AMP/DIGITAL SERVO & DSP
W88980 制造商:Performance Tool 功能描述:Anti-Fatigue Floor Mat Roll - 12 Square Feet 制造商:PERFORMANCE TOOLS 功能描述:ANTI-FATIGUE FLOOR MAT ROLL 12 SQ FT
W88981 制造商:Performance Tool 功能描述:Anti-Fatigue Floor Mat Roll - 32 Square Feet 制造商:PERFORMANCE TOOLS 功能描述:ANTI-FATIGUE FLOOR MAT ROLL 32 SQ FT
W88ACPX-1 制造商:Struthers-Dunn 功能描述: