
Preliminary/Confidential
Subject to change without notice
W88227F/W88227QD
- 81 -
1999/10/1 Rev: 0.70
Bit5:
BIN0 - Block Indicator Is Not Zero Flag
If
BIN0M (8Ch.w1)
is high, this bit becomes high if the block indicator in
HEAD3 (07h.7-5)
is not
zero. This flag also activates
STAERR (80h.r5)
high.
DSFULI - Decoding Sector Full Interrupt Flag
Bit 4:
If
DSCEN (80h.6)
is enabled, this flag becomes high if
DSCL (81h,r)
is equal to
DSTL (81h,w)
at the
end of EDC-checking.
Bit 3:
LASTBK - Last Decoded Block
If
BLIMEN (9Ah.5)
is high, this bit is set when the last pre-buffered block is decoded. Firmware
should disable decoder when detect this flag. The DSP buffering stop when buffer-cache full.
Bit 2:
LTTI - Larger Than Target Interrupt Flag
If
LTTEN (80h.w2)
and
TARGEN (80h.w7)
are high, this flag becomes high if the header larger than
target when
HEAD0-2 (04h-06h)
are available. This flag is deactivated after reading register
TARSTA
(80h,r).
Bit 1:
TNFI - Target Not Founded Interrupt Flag
This bit becomes high if the headers in
HEAD0-2 (04h-06h)
never match the target after
N
successive
comparisons. Where
N
is the search limit number specified by
TSL (83h,w
). If
TNFEN (80h.w1)
is
high,
SRIb (01h.r5)
activates when this bit becomes high. If
ASTOPb (80h.w3)
is low, this event also
clears
DECEN (0AH.w7)
and stop the decoder automatically. This flag is deactivated after reading
register
TARSTA (80h,r)
. The microprocessor could read out the header after event occurs to
determine the distance from target.
Bit 0:
HCEI - Header Compare Error Interrupt Flag
After target is founded, the number in
TARGET (84h-86h)
will automatically increment after
HEAD0-
2 (04h-06h)
are available. If the headers of following sector do not match the target, this bit becomes
high and activates
SRIb (01h.r5)
if
HCEEN (80h.w0)
is enabled. It also clears
DECEN (0AH.w7)
and
stop the decoder automatically if
ASTOPb (80h.w3)
is low. This flag is deactivated after reading
register
TARSTA (80h,r)
.
DSTL - Decoding Sector Threshold Register - (write 81h)
If
DSCEN (80h.w6)
is enabled, this register specified the threshold number of successive sectors minus one to
be decoded after header is targeted. Flag
DSFULI (80h.r4)
becomes high when value in
DSCL (81h,r)
is equal
to
DSTL (81h,w)
at the end of EDC-checking. The initial value of
DSTL (81h,w)
is FFh after chip reset,
firmware reset and decoder reset. Note that threshold value should not be set as 00h if
DSCEN (80h.w6)
is
enabled.
DSTH - Obsolete (write 82h)