国产精品成人VA在线观看-国产乱妇乱子视频在播放-国产日韩精品一区二区三区在线-国模精品一区二区三区

參數(shù)資料
型號(hào): W88227QD
廠商: WINBOND ELECTRONICS CORP
元件分類: 消費(fèi)家電
英文描述: ATAPI CD-ROM Decoder(支持ATAPI標(biāo)準(zhǔn)的CD-ROM解碼器)
中文描述: SPECIALTY CONSUMER CIRCUIT, PQFP128
封裝: LQFP-128
文件頁數(shù): 73/116頁
文件大小: 787K
代理商: W88227QD
Preliminary/Confidential
Subject to change without notice
W88227F/W88227QD
- 69 -
1999/10/1 Rev: 0.70
Bit 6:
CMDC - Command Conflict
This bit becomes high if one of the following events occurs while BSY is high:
Host writes any opcode to ATAPI Command Register while drive is selected.
Host writes any opcode to ATAPI Command Register while shadow drive is selected and
SHDRV
(3Fh.6)
is enabled.
Host writes opcode 90h (Execute Drive Diagnostics) to ATAPI Command Register.
CMDC is updated each time the host writes the ATAPI Command Register.
Bit 5:
TDIR - Data Transfer Direction
TENDb
(01h.r6)
TDIR
(30h.r5)
FPKT
(30h.1)
Transfer End
Reason
Acknowledge
register
Acknowledge Result
0
1
0
data-in transfer
DHTACK (0Eh)
TDIR is clear to 0
0
1
x
data-out transfer
TACK (07h)
TDIR is celar to 0 and
FPKT is unchanged
0
0
x
A0 command
packet transfer
TACK (07h)
This flag is cleared by writing
DHTACK (0Eh)
or writing
TACK (07h)
.
Bit 4:
Bit 3:
MBTI - Obsolete
UCRCOKB - Ultra DMA CRCOK/RAM Parity Interrupt Flag
This bit becomes high if an Ultra DMA CRC error is detected at the end of Ultra DMA burst. This
flag is clear to low by reading
MISS2 (30h.r)
.
Bit 2:
CRST - Chip Reset Flag
This bit is set high by chip reset. The first read of register
MISS2 (30h,r)
following the end of the
chip reset clears this flag to 0.
Bit 1:
FPKT -Full Packet Flag
This bit becomes high if the host has written the number of data bytes indicated in register ATBLO
(less than 12 bytes), or the host has written a 12-byte command packet. If CoD (32h.0) is low when
DRQ (37h.3) change from 0 to 1, the count in ATBLO is latched as a threshold value for FPKT logic.
If CoD is high when DRQ (37h.3) change from 0 to 1, the threshold value of FPKT logic is set as 12.
Whenever the number of bytes in the Packet
becomes high. To receive data from host using Packet FIFO, CoD (32h.0) and ATBLO (32h) should
be updated at rising edge of DRQ.
FIFO equals the threshold value, flag FPKT
Bit 0:
APKT - Automatic Packet Transfer Flag
This bit is set to 1 when host writes opcode A0h to ATA Command Register if drive is selected and
APKTEN (18h.7)
has been enabled. When this flag is high, BSY is controlled by the Automatic
Packet Transfer logic. Hence, setting of
CLRBSY (20h.4)
and
SETBSY (20h.4)
is of no effect. APKT
is de-activated by writing any value to register
TACK (07h,w)
. APKT is de-activated by master reset
but is not changed by firmware reset.
相關(guān)PDF資料
PDF描述
W88611P VCD 4X RF Amplifer/Digital Servo & DSP(具有射頻運(yùn)算放大器及數(shù)字信號(hào)伺服和處理的集成芯片)
W88631F VCD 4X RF Amplifer/Digital Servo & DSP(具有射頻運(yùn)算放大器及數(shù)字信號(hào)伺服和處理的集成芯片)
W89C840AF 100/10Mbps Ethernet Controller
W89C841F 3-IN - 1 10/100M FAST ETHERNET CONTROLLER
W89C880F 100Base-Tx/T4 Multiport Repeater Controller(100Base-Tx/T4多端口中繼器控制器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W88611P 制造商:WINBOND 制造商全稱:Winbond 功能描述:VCD 4X RF AMP/DIGITAL SERVO & DSP
W88631F 制造商:WINBOND 制造商全稱:Winbond 功能描述:VCD 4X RF AMP/DIGITAL SERVO & DSP
W88980 制造商:Performance Tool 功能描述:Anti-Fatigue Floor Mat Roll - 12 Square Feet 制造商:PERFORMANCE TOOLS 功能描述:ANTI-FATIGUE FLOOR MAT ROLL 12 SQ FT
W88981 制造商:Performance Tool 功能描述:Anti-Fatigue Floor Mat Roll - 32 Square Feet 制造商:PERFORMANCE TOOLS 功能描述:ANTI-FATIGUE FLOOR MAT ROLL 32 SQ FT
W88ACPX-1 制造商:Struthers-Dunn 功能描述: