- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄363904 > W89C840AF (WINBOND ELECTRONICS CORP) 100/10Mbps Ethernet Controller PDF資料下載
參數(shù)資料
| 型號： | W89C840AF |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 100/10Mbps Ethernet Controller |
| 中文描述： | 1 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PQFP128 |
| 封裝： | PLASTIC, QFP-128 |
| 文件頁數(shù)： | 28/82頁 |
| 文件大小： | 918K |
| 代理商： | W89C840AF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁
W89C840AF
-
28
-
Publication Release Date:October 2000
Revision 1.01
The bit 13 and bit 14 of the register C24/CMIIR should not be set to 1 at the same time. In the case of
both of the bit 13 and bit 14 are 1, it will not properly initialize the read or the write operation for ROM device.
The application program can check the contents of the register C24/CMIIR to know if the read or write
operation is already completed or not. The W89C840AF will start the read or the write operation when the bit
14 or bit 13 are set to high and will reset the bit 14 or bit 13 to 0 automatically after the read/write operation is
completed. For the writing operation, the software driver should not start up the next write data request until the
bit 13 of C24/CMIIR is reset to 0 by the W89C840AF. For the read operation, the read data will be valid only if
the bit 14 of the register C24/CMIIR is reset to 0 by the W89C840AF.
The operation of reading or writing for the on-board ROM device through the registers C24/CMIIR and
C28/CBROA will not affect the memory space configuration of the host system because either read or write
operation is performed through the PCI I/O access command.
MII management function
The MII management function provided by W89C840AF can be used to access the registers of the
external physical layer device. The bits 16, 17, 18 and 19 of C24/CMIIR are designed for MII management .
When the bit 18 is reset to low, the MDIO signal on MII bus is an input of W89C840AF. The data on the
MDIO will be reflected transparently on the bit 19 of the register C24/CMIIR. No data latching function for this
input data. While the bit 18 is set to high, the MDIO signal on MII will be changed to be an output pin of
W89C840AF and the data written to the bit 17 of the register C24/CMIIR will be driven onto the MDIO. To
generate the necessary clock for MII management, the application program can write 1 and 0 alternately to the
bit 16 of the register C24/CMIIR. The clock is used by the external physical layer device to clock in the written
data or to clock out the read data.
System resource configuring function
The W89C840AF will require the I/O space, memory space and the interrupt line to perform the
communication between the network and the host.
The system BIOS can write all 1 data into the register F10/FBIOA and read back its value to determine
how large the I/O space the W89C840AF requires. The W89C840AF will return a FFFFF801H value if the
system BIOS has previously written all 1 value into the F10/FBIOA. This means that the W89C840AF requires
128 bytes system I/O space. The I/O space allocated for the W89C840AF is relied on which I/O address base is
written into F10/FBIOA. The W89C840AF will decode the address message based on the content of the register
F10/FBIOA to determine if the current PCI transaction is accessed to its registers.
For memory space allocation, the system BIOS can write all 1 value into the register F14/FBMA of the
W89C840AF and read back its value to determine how large memory space the W89C840AF requires. The
W89C840AF will also return FFFFF801H value if the system BIOS has previously written all 1 value into the
register F14/FBMA. This means that the W89C840AF requires 128 bytes system memory space. The memory
space allocated for the W89C840AF depends on which memory address base is written into the register
F14/FBMA. The W89C840AF will decode the address message based on the content of the register F14/FBMA
to determine if the current PCI transaction is accessed to its registers.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W89C841F | 3-IN - 1 10/100M FAST ETHERNET CONTROLLER |
| W89C880F | 100Base-Tx/T4 Multiport Repeater Controller(100Base-Tx/T4多端口中繼器控制器) |
| W89C92 | PCMCIA ETHERNET NETWORK TWISTED PAIR INTERFACE CONTROLLER |
| W89C926 | PCMCIA ETHERNET NETWORK TWISTED PAIR INTERFACE CONTROLLER |
| W89C926F | 10M PCMCIA Ethernet Network Interface Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W89C840F | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN NODE CONTROLLER |
| W89C841D | 制造商:WINBOND 制造商全稱:Winbond 功能描述:3-IN - 1 10/100M FAST ETHERNET CONTROLLER |
| W89C841F | 制造商:WINBOND 制造商全稱:Winbond 功能描述:3-IN - 1 10/100M FAST ETHERNET CONTROLLER |
| W89C841F/D | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:3-IN-1 100BASE-TX/FX & 10BASE-T Ethernet Controller |
| W89C880F | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Hub Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。