国产精品成人VA在线观看-国产乱妇乱子视频在播放-国产日韩精品一区二区三区在线-国模精品一区二区三区

參數資料
型號: W89C840AF
廠商: WINBOND ELECTRONICS CORP
元件分類: 微控制器/微處理器
英文描述: 100/10Mbps Ethernet Controller
中文描述: 1 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PQFP128
封裝: PLASTIC, QFP-128
文件頁數: 65/82頁
文件大小: 918K
代理商: W89C840AF
W89C840AF
-
65
-
Publication Release Date:October 2000
Revision 1.01
C4C/CTDAR Current Transmit Descriptor Address Register
The C4C/CTDAR shows that the start address of the descriptor which the W89C840AF transmit DMA state
machine is used to process the current frame.
Bit
Attribute
Bit name
Description
31:0
R
CTDA
Current Transmit Descriptor Address.
The CTDA represents the start address of the current receive
descriptor which the W89C840AF
is used to process the transmit frame.
transmit DMA state machine
C50/CTBAR Current Transmit Buffer Address Register
The C50/CTBAR shows that the address of the system memory from which the W89C840AF
state machine will fetch the long word data and queue the data into the FIFO for transmission.
transmit DMA
Bit
Attribute
Bit name
Description
31:0
R
CTBA
Current Receive Buffer Address.
The CTBA contains the start address of the host memory from
which the W89C840AF transmit DMA state machine will fetch
the long word data and queue it into the FIFO for transmission.
Descriptors
As described at the beginning of the function description, descriptors are used to handle the control and status
information and the data of each received/transmitted frame. There are many information contained in
descriptors, W89C840AF totally implemented four registers for receiving descriptor and four registers for
transmiting descriptor respectively. They are one for status descriptor, one for control descriptor, and two for buffer
descriptors.
Receive Descriptors
R00, Receive Descriptor 0
The descriptor R00 is used to describe the received frame status.
After the current frame is received completely, the receive DMA state machine will update the valid status of the
current received frame into the first and the last descriptor of the current received frame.
The Receive Access Control(RAC) bit is valid on each descriptor of the current frame. The receive DMA state
machine will reset the RAC bit to release the descriptor for other receive operation when the data buffer pointed by
this descriptor is full.
Bit
Symbol
Description
相關PDF資料
PDF描述
W89C841F 3-IN - 1 10/100M FAST ETHERNET CONTROLLER
W89C880F 100Base-Tx/T4 Multiport Repeater Controller(100Base-Tx/T4多端口中繼器控制器)
W89C92 PCMCIA ETHERNET NETWORK TWISTED PAIR INTERFACE CONTROLLER
W89C926 PCMCIA ETHERNET NETWORK TWISTED PAIR INTERFACE CONTROLLER
W89C926F 10M PCMCIA Ethernet Network Interface Controller
相關代理商/技術參數
參數描述
W89C840F 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN NODE CONTROLLER
W89C841D 制造商:WINBOND 制造商全稱:Winbond 功能描述:3-IN - 1 10/100M FAST ETHERNET CONTROLLER
W89C841F 制造商:WINBOND 制造商全稱:Winbond 功能描述:3-IN - 1 10/100M FAST ETHERNET CONTROLLER
W89C841F/D 制造商:未知廠家 制造商全稱:未知廠家 功能描述:3-IN-1 100BASE-TX/FX & 10BASE-T Ethernet Controller
W89C880F 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Hub Controller