
=
The above information is the exclusive intellectual property of Winbond Electronics and shall not be disclosed, distributed or reproduced without permission from Winbond.
30
Versi on 0. 4, March/2000
PREQ0# is the PCI bus request signal used as an input to indicate the arbiter that this
master 0
desires use of the bus.
- PREQ1# (in) :
PREQ1# is the PCI bus request signal used as an input to indicate the arbiter that this
master 1
desires use of the bus.
- SERR# (in) :
SERR# is the system error reporting, if SERR# asserted and Master 0 Latency Register
bit16 =1,
it will genertae a NMI (non-maskable interrupt).
- INTA# (in) :
Interrupt A is used to request an interrupt.
- INTB# (in) :
Interrupt B is used to request an interrupt.
- INTC# (in) :
Interrupt C is used to request an interrupt.
- PCIRST# (output) :
PCIRST# is used to reset PCI device.
- GNT0# (output) :
GNT0# is the PCI bus grant output signals generated by the internal PCI arbiter.
- GNT1# (output) :
GNT1# is the PCI bus grant output signals generated by the internal PCI arbiter.
- GPIO[16:15] (output) :
If ECP not enable, the GPIO[16:15] indicates PCI bus grant output GNT[3:2]#.
- INTD# (output) :
It has no meaning on PCI bus, when asserted, it indicates AIO global chip select.
Operation Modes :
- DX3 Mode : Once MD[26:27] is set to 00 during power on reset, the PCICLK will operate at
CPUCLK/3 frequency.
- DX4 Mode : Once MD[26:27] is set to 01during power on reset, the PCICLK will operate at
CPUCLK/4 frequency.
- DX5 Mode : Once MD[26:27] is set to 10 during power on reset, the PCICLK will operate at
CPUCLK/5 frequency.
- DX6 Mode : Once MD[26:27] is set to 11 during power on reset, the PCICLK will operate at
CPUCLK/6 frequency.
- PCICLK skew control : Bit 17 ~ 20 of "Master 2 Latency Register" are used to adjust the skew of
PCICLK so as to
to make all other PCI control signals get enough setup and hold time releated to
PCICLK.
- PREQ0# (in) :