
=
The above information is the exclusive intellectual property of Winbond Electronics and shall not be disclosed, distributed or reproduced without permission from Winbond.
31
Versi on 0. 4, March/2000
Some typical value are suggested as following :
> For DX3 : REG2[17:20] = 0100
> For DX4 :
REG2[17:20] = 0111
> For DX5 :
REG2[17:20] = 1001
> For DX6 :
REG2[17:20] = 1011
5.8 AIO BUS CONTROLLER
Overview:
(Left for Blank)
Block Diagram:
(Left for Blank)
Features:
One
16M
space for memory device and one
64K
space for IO device
8-bit or 16-bit IO access
8-bit memory write, 32-bit data-memory read and 4*32-bit code-ROM burst read
Memory space (ROM/Flash) are always non-cacheable except code-ROM
Provide no DMA transferring
Programmable command wait states, set-up and hold time for all access
Related Pins:
AIO bus is an ISA-like bus and shares the existing 37 pins with PCI bus bridge. When AIO bus is enable,
Only PCI
interrupt requests INTA#, INTB# and INTC# are available. The INTD# has been used as AIO's global chip
select in that case.
- PDA[31:24]/
XA[8:15]/XD[15:8]
(inout) :
PCI cycles:
Serve as highest byte of PCI 32-bit address/data bus.
AIO memory cycle: Serve as highest byte of 24-bit address lines (XA[8:31]) during AIO memory
cycles.
AIO IO cycles: Serve as high byte of 16-bit data lines (XD[15:0]) during AIO IO cycles.
- PDA[23:8]/
XA[16:31]
(inout) :
PCI cycles
: Serve as bits 16-31 of PCI 32-bit address/data bus.
AIO cycles
: Serve as lower 16-bit of 24-bit address lines (XA[8:31]) during all AIO cycles.
- PDA[7:0]/
XD[15:8]
(inout) :
PCI cycles
: Serve as lowest byte of PCI 32-bit address/data bus.
AIO memory cyc.
: Serve as the 8-bit data lines during AIO memory cycles.
AIO IO cycles. : Serve as low byte of 16-bit data lines (XD[15:0]) during AIO IO cycles.
- COMBE[3]/
AIOCS#
(inout) :
PCI cycles
: Bit-3 of command/byte bus
AIO cycles
: AIO chip-select for its IO devices